

#### ES-1035-2.0

This errata sheet provides information about known issues affecting  $\mathsf{Cyclone}^{\circledast} \, \mathsf{V}$  devices.

Table 1 lists the specific device issues and the affected Cyclone V devices.

#### Table 1. Device Issues

Issue	Affected Devices	Planned Fix	
"External Memory Interface (EMIF) Maximum Frequency Specification	All Cyclone V,	None	
Update"	Cyclone V SoC	NOTE	
"SEU Internal Scrubbing"	All Cyclone V	None	
The SEU internal scrubbing feature has usage restrictions.		None	
"Fractional PLL Phase Alignment Error"			
The fractional PLL (fPLL) has a silicon sensitivity that causes the static phase error to operate beyond the Quartus <sup>®</sup> II software expectation.	All Cyclone V	Refer to Table 3.	
"Power Connection Recommendation for Cyclone V SoC ES Devices"	All Cyclone V ES, SX,		
For Cyclone V SoC ES devices, Altera recommends powering both the $V_{CC}$ and $V_{CC\_HPS}$ together.	ST, and SE	Production Devices	
"Configuration via Protocol (CvP)"	All Cyclone V, except	Devices that are CvP	
CvP and Autonomous HIP functionality is not supported.	5CGXC3, 5CSXC2, 5CSXC4	capable will begin rolling out in Q2 2013.	
"Usermode High Icc"	All Cyclone V	None	
High Icc observed when entering <b>User</b> mode.		NOTE	
"False Configuration Failure in Active Serial Multi-Device Configuration x1 Mode"	Cyclone V ES –	None	
In Active Serial (AS) multi-device configuration x1 mode, the error checking for CONF_DONE release may not operate correctly.	All product lines		



101 Innovation Drive San Jose, CA 95134 www.altera.com

© 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





# External Memory Interface (EMIF) Maximum Frequency Specification Update

To achieve timing closure, the EMIF maximum frequency specification has been updated in Table 2.

Table 2. Cyclone V EMIF Maximum Frequency Specification Update (1), (2)

Device	Speed Grade	Memory Type	Memory Topology	Depth Expansion	Interface Type	Original Maximum Spec (MHz)	Updated Maximum Spec (MHz)
Cyclone V GX/E	-C6	DDR2	Component	2 Chip Selects	Hard Controller	400	333
Cyclone V SoC	-C6	DDR2	Component	2 Chip Selects	HPS Hard Controller	400	300
(SE/SX)	-C6	DDR3/DDR3L	Component	2 Chip Selects	HPS Hard Controller	400	367
Cyclone V SoC (SE/SX/ST)	-17	DDR2	Component	1 Chip Select	HPS Hard Controller	400	367

Notes to Table 2:

(1) The stated performances apply to component topology only. The DIMM topology is not supported on the hard controller.

(2) For changes to other variants and slower speed grades, contact mySupport.

## **Solution**

These maximum frequency specifications will be updated in future releases of the External Memory Interface Spec Estimator.

# **SEU Internal Scrubbing**

The SEU internal scrubbing feature has usage restrictions. For additional information, contact mySupport.

# **Fractional PLL Phase Alignment Error**

The fPLL has a silicon sensitivity that causes the static phase error to operate beyond the Quartus II software expectation. The frequency range and jitter performance of the fPLL meet the Cyclone V device datasheet specifications. This sensitivity is a time zero failure, which means a design affected by this issue will show failure immediately upon a given device operation over expected operating conditions or will never show the issue.

The following usage modes may be affected:

- When the fPLL is used for phase compensation. For example, applications that may use phase compensation include LVDS, board trace matching, or FPGA skew compensation, such as zero delay buffering.
- Specific IP cores that require fPLL usage
- Inter-clock domain transfers involving fPLL usage

## **Workarounds**

Customers can implement design techniques to mitigate inter-clock domain transfers and use the Altera<sup>®</sup> tool to evaluate fPLL usage and determine if designs may be affected by this issue.

To determine if your design may be affected, use the Altera fPLL Usage Evaluation Tool.

If you believe your design is affected by this issue, please contact mySupport for further assistance.

## **Long-Term Fix**

This issue is, or will be fixed in the silicon die revision shown below. Table 3 identifies the fixed silicon by die revision for each device.

Family	Device	Fixed Die Revision
	5CGTD9	В
Cyclone V GT	5CGTD7	С
	5CGTD5	В
	5CGXC9	В
	5CGXC7	С
Cyclone V GX	5CGXC5	В
	5CGXC4	В
	5CGXC3	В
	5CEA9	В
	5CEA7	С
Cyclone V E	5CEA5	В
	5CEA4	В
	5CEA2	В
Cuolono V/ CT	5CSTD6	В
Cyclone V ST	5CSTD5	В
	5CSXC6	В
Cuolono V CV	5CSXC5	В
Cyclone V SX	5CSXC4	A
	5CSXC2	A
	5CSEA6	В
Cuolono V SE	5CSEA5	В
Cyclone V SE	5CSEA4	A
	5CSEA2	А

#### Table 3. Fixed Silicon by Die Revision

F

For an explanation of the date code and revision marking format, refer to Figure 1.

## **Power Connection Recommendation for Cyclone V SoC ES Devices**

For Cyclone V SoC ES devices, Altera recommends powering both the  $V_{CC}$  and  $V_{CC\_HPS}$  together. This will ensure that the power supplies are continually monitored by the device for proper operating levels, and allow the device to trigger a reset should any power supply voltage level fall outside of normal operating conditions.


For Cyclone V SoC ES devices in which board designs power  $V_{CC}$  and  $V_{CC\_HPS}$  independently, Altera does not recommend turning off  $V_{CC}$  while leaving  $V_{CC\_HPS}$  powered on. If your design requires this use case, you must ensure that your power supplies are stable and remain within the device operating conditions.

## Configuration via Protocol (CvP)

The fix for this issue requires a new die revision. Use the die revision character in the Date Code (printed on the top side of the device) to determine if the device supports CvP. The CvP update can only be used at Gen1 data rates.

CvP is supported if the fourth alphanumeric character from the left ("Z" in Figure 1) is equal to, or later in the alphabet than the letter in the **Revision with Fix** column of Table 4: Device and Die Revisions.

#### Figure 1. Altera Date Code Marking Format



#### **Table 4. Device and Die Revisions**

Member Code	<b>Revisions without Fix</b>	<b>Revision with Fix</b>
5CGXC3	None	А
5CGXC4	A	В
5CGXC5	A	В
5CGXC7	A and B	C
5CGXC9	A	В
5CGTD5	A	В
5CGTD7	A and B	C
5CGTD9	A	В
5CSXC2	None	А
5CSXC4	None	А
5CSXC5	A	В
5CSXC6	A	В
5CSTD5	A	В

#### **Table 4. Device and Die Revisions**

Member Code	<b>Revisions without Fix</b>	<b>Revision with Fix</b>
5CSTD6	А	В

Note to Table 4:

(1) Future die revisions (not shown in Table 4) will be CvP capable.

For Gen2 CvP updates or further inquiries, please contact mySupport.

## **Usermode High Icc**

When the affected device transitions into **User** mode, high Icc is observed, due to internal dataline contention.

### Workaround

Use the following software workaround to prevent the Usermode high Icc issue:

- For the Error Detection Cyclic Redundancy Check (EDCRC) user, no workaround is needed because the EDCRC feature eliminates the high Icc issue.
- For the non-EDCRC user, a software workaround is needed and is available in the Quartus<sup>®</sup> II software version 12.1 sp1, or later.

## Action Needed for Existing Designs (pre-Quartus II version 12.1 sp1)

Specific action is needed when the existing design uses the EDCRC and certain versions of the Quartus II software. Table 5 lists the actions needed for different settings.

Design	Quartus II Version	Action
EDCRC enabled.	Any	None needed.
EDCRC disabled.	12.1 only	Full recompilation is required using the Quartus II software version 12.1 sp1, or later release.
EDONG UISableu.	Pre-12.1	Full recompilation is NOT needed, but requires the use of Quartus II software version 12.1 sp1, or later for programming file conversion. <sup>(1)</sup>

#### Table 5. Action for Existing Designs

Note to Table 5:

(1) Convert the existing SOF file to RBF, POF, JIC, or another format using **Convert Programming File**, under the **File** menu of the Quartus II software.

# False Configuration Failure in Active Serial Multi-Device Configuration x1 Mode

In Active Serial (AS) multi-device configuration x1 mode, the error checking for CONF\_DONE release may not operate correctly. Because of this, false configuration errors may result. The failure is indicated by CONF\_DONE going high followed by nSTATUS going low and reconfiguration repeatedly initiated.

### Workaround

To overcome this issue, perform the following steps:

- 1. Disable the CONF\_DONE error checking in AS multi-device configuration mode:
  - a. If you are using Quartus II version 12.0 software or older, check the "Disable AS mode CONF\_DONE error check" option. This option can be found in the "Advanced" button under the Convert Programming File window.
  - b. If you are using Quartus II version 12.0 SP1 or later, the error checking is disabled automatically for AS multi-device configuration POF file generation.
- 2. Enable the INIT\_DONE pin option:
  - a. To ensure successful configuration, Altera recommends that you enable the INIT\_DONE optional pin for devices in the configuration chain. On the board, do not tie INIT\_DONE pins together between master and slave devices. Monitor the INIT\_DONE status for each device to ensure a successful transition into user-mode.

Other configuration modes (JTAG, Fast Passive Parallel (FPP), Passive Serial (PS) single and multi device configuration, and AS single device configuration) are not affected.

## **Document Revision History**

Table 6 lists the revision history for this errata sheet.

Date	Version	Changes
October 2013	2.0	Updated Table 2, Note 1 of the "External Memory Interface (EMIF) Maximum Frequency Specification Update" section.
October 2013 1.9	<ul> <li>Added the "External Memory Interface (EMIF) Maximum Frequency Specification Update" section.</li> </ul>	
	<ul> <li>Updated the "SEU Internal Scrubbing" section.</li> </ul>	
		<ul> <li>Updated the "Configuration via Protocol (CvP)" section.</li> </ul>
June 2013	1.8	Added the "SEU Internal Scrubbing Feature Not Supported" section.
June 2013	1.7	Updated the Altera fPLL Usage Evaluation Tool package in the "Fractional PLL Phase Alignment Error" section.
May 2013	1.6	Added the "Fractional PLL Phase Alignment Error" section.
April 2013	1.5	Updated Table 1 for the "Power Connection Recommendation for Cyclone V SoC ES Devices" section.
February 2013	1.4	Added the "Power Connection Recommendation for Cyclone V SoC ES Devices" section.
February 2013	1.3	Added the "Configuration via Protocol (CvP)" section.
January 2013	1.2	Updated the "Usermode High Icc" section and updated Table 2.
November 2012	1.1	Added the "Usermode High Icc" section.
July 2012	1.0	Initial release.

#### **Table 6. Document Revision History**