8-bit Microcontroller

CMOS

F²MC-8FX MB95150M Series

MB95156M/F156M/F156N/F156J/FV100D-103

DESCRIPTION

The MB95150M series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions.

Note : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURE

• F²MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instruction
- Bit manipulation instructions etc.
- Clock
 - Main clock
 - Main PLL clock
 - Sub clock
 - Sub PLL clock

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page

URL : http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



- Timer
 - 8/16-bit compound timer × 2 channels
 Can be used to interval timer, PWC timer, PWM timer and input capture.
 - 8/16-bit PPG $\times\,2$ channels
 - 16-bit PPG \times 1 channel
 - Time-base timer \times 1 channel
 - Watch prescaler \times 1 channel
- LIN-UART \times 1 channel
 - LIN function, clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
 - Full duplex double buffer
- UART/SIO \times 1 channel
 - Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
 - Full duplex double buffer
- External interrupt \times 8 channels
 - Interrupt by edge detection (rising, falling, or both edges can be selected)
 - Can be used to recover from low-power consumption (standby) modes.
- \bullet 8/10-bit A/D converter \times 8 channels
 - 8-bit or 10-bit resolution can be selected.
- LCD controller (LCDC)
 - + 16 SEG $\times\,4$ COM (Max 64 pixels)
 - With blinking function
- Low-power consumption (standby) mode
 - Stop mode
 - Sleep mode
 - Watch mode
 - Time-base timer mode
- I/O port: Max 39
- General-purpose I/O ports (CMOS) : 39 ports
- Programmable input voltage levels of port
 - Automotive input level / CMOS input level / hysteresis input level
- Flash memory security function Protects the content of Flash memory (Flash memory device only)

■ PRODUCT LINEUP

Par	Part number	MB95156M	MB95F156M	MB95F156N	MB95F156J					
Тур	pe	MASK ROM product		Flash memory produc	t					
RO	M capacity		32	Kbytes						
RA	M capacity		1 Kbyte							
Res	set output	Yes/No Yes N								
.	Clock system	Dual clock								
Option*1	Low voltage detection reset	Yes/No	No	Y	Yes					
Ľ	Clock supervisor	Yes/No		No	Yes					
CP	U functions	Number of basic instructions: 136Instruction bit length: 8 bitsInstruction length: 1 to 3 bytesData bit length: 1, 8, and 16 bitsMinimum instruction execution time: 61.5 ns (at machine clock frequency 16.25 MHInterrupt processing time: 0.6 µs (at machine clock frequency 16.25 MH								
	Ports (Max 39 ports)	General-purpose I/O Programmable input Automotive i	voltage levels of po		input level					
	Time-base timer (1 channel)	Interrupt cycle : 0.5 ms, 2.1 ms, 8.2 ms, 32.8 ms (at main oscillation clock 4 MHz)								
	Watchdog timer	Reset generated cycle At main oscillation clock 10 MHz : Min 105 ms At sub oscillation clock 32.768 kHz : Min 250 ms								
	Wild register	Capable of replacing	3 bytes of ROM da	ta						
functions	UART/SIO (1 channel)	Data transfer capable in UART/SIO Full duplex double buffer, variable data length (5/6/7/8-bit), built-in baud rate generator NRZ type transfer format, error detected function LSB-first or MSB-first can be selected. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer cap								
Peripheral f										
	8/10-bit A/D converter (8 channels)	8-bit or 10-bit resolution can be selected.								
	ed.									

(Continued)

Par	Part number rameter	MB95F156N	MB95F156J						
	8/16-bit compound timer (2 channels)	× 1 channel". Built-in timer functior waveform output	n, PWC function, PW	"8-bit timer \times 2 chan M function, capture fu al clock can be select	inction, and square				
ictions	16-bit PPG (1 channel)	PWM mode or one-shot mode can be selected. Counter operating clock : Eight selectable clock sources Support for external trigger start							
Peripheral functions	8/16-bit PPG (2 channels)	Each channel of the PPG can be used as "8-bit PPG \times 2 channels" or "16-bit PPG \times 1 channel". Counter operating clock : Eight selectable clock sources							
Perip	Watch counter	Count clock : Four selectable clock sources (125 ms, 250 ms, 500 ms, or 1 s) Counter value can be set from 0 to 63. (Capable of counting for 1 minute when selecting clock source 1 second and setting counter value to 60)							
	Watch prescaler (1 channel)	4 selectable interval times (125 ms, 250 ms, 500 ms, or 1 s)							
	External interrupt (8 channels)		tection (rising, falling, ver from standby mo	or both edges can be des.	e selected.)				
Flash memory Supports automatic programming, Embedded Algorithm ^{TM *2} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of write/erase cycles (Minimum) : 10000 times Data retention time : 20 years Boot block configuration Erase can be performed on each block Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash									
Sta	ndby mode	Sleep, stop, watch, a	• •						

*1 : For details of option, refer to "
MASK OPTION".

*2 : Embedded Algorithm is a trade mark of Advanced Micro Devices Inc.

Note : Part number of evaluation products in MB95150M series is MB95FV100D-103. When using it, the MCU board (MB2146-303A) is required.

■ OSCILLATION STABILIZATION WAIT TIME

The initial value of the main clock oscillation stabilization wait time is fixed to the maximum value. The maximum value is shown as follows.

Oscillation stabilization wait time	Remarks
(2 ¹⁴ –2) /Fсн	Approx. 4.10 ms (at main oscillation clock 4 MHz)

■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95156M	MB95F156M/F156N/F156J	MB95FV100D-103
FPT-48P-M26	0	0	×
FPT-52P-M01	0	0	X
BGA-224P-M08	×	×	0

 \bigcirc : Available

 \times : Unavailable

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS

Notes on Using Evaluation Products

The Evaluation product has not only the functions of the MB95150M series but also those of other products to support software development for multiple series and models of the F²MC-8FX family. The I/O addresses for peripheral resources not used by the MB95150M series are therefore access-barred. Read/write access to these access-barred addresses may cause peripheral resources supposed to be unused to operate, resulting in unexpected malfunctions of hardware or software.

Particularly, do not use word access to odd numbered byte address in the prohibited areas (If these access are used, the address may be read or written unexpectedly).

Also, as the read values of prohibited addresses on the evaluation product are different to the values on the Flash memory and MASK ROM products, do not use these values in the program.

The functions corresponding to certain bits in single-byte registers may not be supported on some mask ROM and Flash memory products. However, reading or writing to these bits will not cause malfunction of the hardware. Also, as the evaluation, Flash memory, and mask ROM products are designed to have identical software operation, no particular precautions are required.

Difference of Memory Spaces

If the amount of memory on the Evaluation product is different from that of the Flash memory product or MASK ROM product, carefully check the difference in the amount of memory from the model to be actually used when developing software.

For details of memory space, refer to "■ CPU CORE".


- Current Consumption
 - The current consumption of Flash memory product is typically greater than for MASK ROM product.
 - For details of current consumption, refer to "■ ELECTRICAL CHARACTERISTICS".
- Package

For details of information on each package, refer to "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSIONS".


Operating voltage

The operating voltage are different between the Evaluation, Flash memory products, and MASK ROM product. For details of operating voltage, refer to "■ ELECTRICAL CHARACTERISTICS".

PIN ASSIGNMENT







■ PIN DESCRIPTION

Pin no.			I/O	Function			
LQFP*1	LQFP*2	Pin name	circuit type* ³	Function			
1	1	P61/SEG09/ PPG11		General-purpose I/O port. The pin is shared with LCDC SEG output (SEG09) and 8/16-bit PPG ch.1 output (PPG11).			
2	2	P62/SEG10/TO10		General-purpose I/O port.			
3	3	P63/SEG11/TO11		The pins are shared with LCDC SEG output (SEG10, SEG11) and 8/16-bit compound timer ch.1 output (TO10, TO11).			
4	4	P64/SEG12/EC1	М	General-purpose I/O port. The pin is shared with LCDC SEG output (SEG12) and 8/16-bit compound timer ch.1 clock input (EC1).			
5	5	P65/SEG13/SCK		General-purpose I/O port. The pin is shared with LCDC SEG output (SEG13) and LIN- UART clock I/O (SCK) .			
6	6	P66/SEG14/SOT		General-purpose I/O port. The pin is shared with LCDC SEG output (SEG14) and LIN- UART data output (SOT) .			
7	8	P67/SEG15/SIN	N	General-purpose I/O port. The pin is shared with LCDC SEG output (SEG15) and LIN- UART data input (SIN) .			
8	9	P14/PPG0		General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 output (PPG0) .			
9	10	P13/TRG0/ADTG	H	General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 trigger input (TRG0) and A/D converter trigger input (ADTG) .			
10	11	P12/UCK0		General-purpose I/O port. The pin is shared with UART/SIO ch.0 clock I/O (UCK0) .			
11	12	P11/UO0		General-purpose I/O port. The pin is shared with UART/SIO ch.0 data output (UO0) .			
12	13	P10/UI0	G	General-purpose I/O port. The pin is shared with UART/SIO ch.0 data input (UI0) .			
13	14	P07/INT07/AN07					
14	15	P06/INT06/AN06	1				
15	16	P05/INT05/AN05	1				
16	17	P04/INT04/AN04		General-purpose I/O port.			
17	18	P03/INT03/AN03	D	The pins are shared with external interrupt input (INT00 to INT07) and A/D converter analog input (AN00 to AN07).			
18	19	P02/INT02/AN02					
19	21	P01/INT01/AN01					
20	22	P00/INT00/AN00					
21	23	MOD	В	The operating mode designation pin			

(Continued)


(Continued) Pin no.		Dia magni	I/O	Function			
LQFP*1	LQFP*2	Pin name	circuit type* ³	Function			
22	24	X0	A	Main clock oscillation pins			
23	25	X1	~				
24	26	Vss		Power supply pin (GND)			
25	27	Vcc		Power supply pin			
26	28	С		Capacitor connection pin			
27	29	X1A	A	Sub clock oscillation pins (32 kHz)			
28	30	X0A	~				
29	31	RST	B'	Reset pin			
30	32	P90/V3					
31	34	P91/V2	R	General-purpose I/O port. The pins are shared with power supply pin for LCDC drive (V0 to			
32	35	P92/V1		V3).			
33	36	P93/V0					
34	37	P94	S	General-purpose I/O port			
35	38	P95	0				
36	39	PA0/COM0					
37	40	PA1/COM1	м	General-purpose I/O port.			
38	41	PA2/COM2	171	The pins are shared with LCDC COM output (COM0 to COM3)			
39	42	PA3/COM3					
40	43	PB0/SEG00					
41	44	PB1/SEG01		General-purpose I/O port. The pins are shared with LCDC SEG output (SEG00 to SEG02)			
42	45	PB2/SEG02		····· p····· •···· • ······· • ······ • · ···· · · · · · · · · · · · · · · · ·			
43	47	PB3/SEG03/ PPG00		General-purpose I/O port. The pins are shared with LCDC SEG output (SEG03, SEG04)			
44	48	PB4/SEG04/ PPG01	М	and 8/16-bit PPG ch.0 output (PPG00, PPG01).			
45	49	PB5/SEG05/TO00		General-purpose I/O port.			
46	50	PB6/SEG06/TO01		The pins are shared with LCDC SEG output (SEG05, SEG06) and 8/16-bit compound timer ch.0 output (TO00, TO01).			
47	51	PB7/SEG07/EC0		General-purpose I/O port. The pin is shared with LCDC SEG output (SEG07) and 8/16-bit compound timer ch.0 clock input (EC0).			
48	52	P60/SEG08/ PPG10	М	General-purpose I/O port. The pin is shared with LCDC SEG output (SEG08) and 8/16-bit PPG ch.1 output (PPG10) .			
_	7, 20, 33, 46	NC	_	Internal connect pins. Be sure this pin is left open.			


*1 : FPT-48P-M26

*2 : FPT-52P-M01

*3 : For the I/O circuit type, refer to "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE





HANDLING DEVICES

Preventing Latch-up

Care must be taken to ensure that maximum voltage ratings are not exceeded when they are used.

Latch-up may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- and high-withstand voltage pins or if higher than the rating voltage is applied between V_{CC} pin and V_{SS} pin.

When latch-up occurs, power supply current increases rapidly and might thermally damage elements.

• Stable Supply Voltage

Supply voltage should be stabilized.

A sudden change in power-supply voltage may cause a malfunction even within the guaranteed operating range of the Vcc power-supply voltage.

For stabilization, in principle, keep the variation in Vcc ripple (p-p value) in a commercial frequency range (50/60 Hz) not to exceed 10% of the standard Vcc value and suppress the voltage variation so that the transient variation rate does not exceed 0.1 V/ms during a momentary change such as when the power supply is switched.

• Precautions for Use of External Clock

Even when an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from sub clock mode or stop mode.

PIN CONNECTION

• Treatment of Unused Pin

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leaving to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 k Ω . Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it to open.

Power Supply Pins

In products with multiple V_{cc} or V_{ss} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.


It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μ F between V_{cc} and V_{ss} pins near this device.

• Mode Pin (MOD)

Connect the MOD pin directly to Vcc or Vss.

To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the MOD pin to Vcc or Vss pins and to provide a low-impedance connection.

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of V_{CC} pin must have a capacitance value higher than Cs. For connection of smoothing capacitor Cs, refer to the diagram below.



• NC Pins

Any pins marked "NC" (not connected) must be left open.

■ PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING PARALLEL PROGRAMMER

• Supported Parallel Programmers and Adapters

The following table lists supported parallel programmers and adapters.

Package	Applicable adapter model	Parallel programmers
FPT-48P-M26	TEF110-95F156HPFV	AF9708 (Ver 02.35G or more)
FPT-52P-M01	TEF110-95F156HPMC	AF9709/B (Ver 02.35G or more) AF9723+AF9834 (Ver 02.08E or more)

Note : For information on applicable adapter models and parallel programmers, contact the following: Flash Support Group, Inc. TEL: +81-53-428-8380

• Sector Configuration


The individual sectors of Flash memory correspond to addresses used for CPU access and programming by the parallel programmer as follows:

Flash memory	CPU address	Programmer address*
32 Kbytes	8000H	1 <u>8000</u> н
02 100 100	FFFFH	1FFFF _H

• Programming Method

- 1) Set the type code of the parallel programmer to 17222.
- 2) Load program data to programmer addresses 18000_H to 1FFFFH.
- 3) Programmed by parallel programmer.


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory space


Memory space of the MB95150M series is 64 Kbytes and consists of I/O area, data area, and program area. The memory space includes special-purpose areas such as the general-purpose registers and vector table. Memory map of the MB95150M series is shown below.




2. Register

The MB95150M series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The dedicated registers are as follows:

Program counter (PC)	: A 16-bit register to indicate locations where instructions are stored.
Accumulator (A)	: A 16-bit register for temporary storage of arithmetic operations. In the case of an 8-bit data processing instruction, the lower 1 byte is used.
Temporary accumulator (T)	: A 16-bit register which performs arithmetic operations with the accumulator. In the case of an 8-bit data processing instruction, the lower 1 byte is used.
Index register (IX)	: A 16-bit register for index modification.
Extra pointer (EP)	: A 16-bit pointer to point to a memory address.
Stack pointer (SP)	: A 16-bit register to indicate a stack area.
Program status (PS)	: A 16-bit register for storing a register bank pointer, a direct bank pointer, and a condition code register.



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and a direct bank pointer (DP) and the lower 8 bits for use as a condition code register (CCR). (Refer to the diagram below.)



The RP indicates the address of the register bank currently being used. The relationship between the content of RP and the real address conforms to the conversion rule illustrated below:

Rule for Conversion of Actual Addresses in the General-purpose Register Area																
										RP	upp	er		OP c	ode l	ower
	"0"	"0"	"0"	"0"	"0"	"0"	"0"	"1"	R4	R3	R2	R1	R0	b2	b1	b0
	¥	¥	¥	¥	¥	¥	¥	¥	+	¥	+	¥	¥	¥	+	+
Generated address	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct addresses to 0080^H to 00FF^H.

Direct bank pointer (DP2 to DP0)	Specified address area	Mapping area
XXX _B (no effect to mapping)	0000н to 007Fн	0000н to 007Fн (without mapping)
000 ^B (initial value)		0080н to 00FFн (without mapping)
001в		0100н to 017Fн
010в		0180н to 01FFн
011в	0080н to 00FFн	0200н to 027Fн
100в		0280н to 02FFн
101в		0300н to 037Fн
110 _B		0380н to 03FFн
111 _B		0400н to 047Fн

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at interrupt.

- H flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. This flag is for decimal adjustment instructions.
- I flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when this flag is set to "0". The flag is set to "0" when reset.
- IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level is higher than the value indicated by these bits.

IL1	ILO	Interrupt level	Priority
0	0	0	High
0	1	1	≜
1	0	2	ļ
1	1	3	Low (no interruption)

N flag : Set to "1" if the MSB is set to "1" as the result of an arithmetic operation. Cleared to "0" when the bit is set to "0".

Z flag : Set to "1" when an arithmetic operation results in "0". Cleared to "0" otherwise.


V flag : Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" otherwise.

C flag : Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: 8-bit data storage registers

The general-purpose registers are 8 bits and located in the register banks on the memory. 1-bank contains 8-register. Up to a total of 32 banks can be used on the MB95150M series. The bank currently in use is specified by the register bank pointer (RP), and the lower 3 bits of OP code indicates the general-purpose register 0 (R0) to general-purpose register 7 (R7).



■ I/O MAP

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001 н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н		(Disabled)		_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111в
0006н	PLLC	PLL control register	R/W	0000000в
0007н	SYCC	System clock control register	R/W	1010X011в
0008H	STBC	Standby control register	R/W	0000000в
0009н	RSRR	Reset source register	R/W	XXXXXXXXB
000Ан	TBTC	Time-base timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000С н	WDTC	Watchdog timer control register	R/W	0000000в
000Dн to 0015н	_	(Disabled)		_
0016 н	PDR6	Port 6 data register	R/W	0000000в
0017 н	DDR6	Port 6 direction register	R/W	0000000в
0018⊦ to 001B⊦	_	(Disabled)	_	_
001Cн	PDR9	Port 9 data register	R/W	0000000в
001 Dн	DDR9	Port 9 direction register	R/W	0000000в
001Eн	PDRA	Port A data register	R/W	0000000в
001Fн	DDRA	Port A direction register	R/W	0000000в
0020н	PDRB	Port B data register	R/W	0000000в
0021 н	DDRB	Port B direction register	R/W	0000000в
0022н to 002Вн	_	(Disabled)		_
002Сн	PUL0	Port 0 pull-up register		0000000в
002Dн	PUL1	Port 1 pull-up register		0000000в
002Ен to 0035н	_	(Disabled)		_

Address	Register abbreviation	Register name	R/W	Initial value
0036н	T01CR1	8/16-bit compound timer 01 control status register 1 ch.0	R/W	0000000в
0037н	T00CR1	8/16-bit compound timer 00 control status register 1 ch.0	R/W	0000000в
0038н	T11CR1	8/16-bit compound timer 11 control status register 1 ch.1	R/W	0000000в
0039н	T10CR1	8/16-bit compound timer 10 control status register 1 ch.1	R/W	0000000в
003Ан	PC01	8/16-bit PPG1 control register ch.0	R/W	0000000в
003Вн	PC00	8/16-bit PPG0 control register ch.0	R/W	0000000в
003Сн	PC11	8/16-bit PPG1 control register ch.1	R/W	0000000в
003Dн	PC10	8/16-bit PPG0 control register ch.1	R/W	0000000в
003Eн to 0041н		(Disabled)	_	
0042н	PCNTH0	16-bit PPG status control register (upper byte) ch.0	R/W	0000000в
0043н	PCNTL0	16-bit PPG status control register (lower byte) ch.0	R/W	0000000в
0044н to 0047н		(Disabled)		
0048н	EIC00	External interrupt circuit control register ch.0/ch.1	R/W	0000000в
0049н	EIC10	External interrupt circuit control register ch.2/ch.3	R/W	0000000в
004А н	EIC20	External interrupt circuit control register ch.4/ch.5	R/W	0000000в
004В н	EIC30	External interrupt circuit control register ch.6/ch.7	R/W	0000000в
004Сн to 004Fн		(Disabled)	_	_
0050н	SCR	LIN-UART serial control register	R/W	0000000в
0051 н	SMR	LIN-UART serial mode register	R/W	0000000в
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART reception/transmission data register	R/W	0000000в
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	00000XXB
0056н	SMC10	UART/SIO serial mode control register 1 ch.0	R/W	0000000в
0057н	SMC20	UART/SIO serial mode control register 2 ch.0	R/W	0010000в
0058 н	SSR0	UART/SIO serial status register ch.0		0000001в
0059н	TDR0	UART/SIO serial output data register ch.0		0000000в
005А н	RDR0	UART/SIO serial input data register ch.0	R	0000000в
005Вн to 006Вн		(Disabled)	_	

006C# ADC1 8/10-bit A/D converter control register 1 R/W 00000000 006D# ADC2 8/10-bit A/D converter control register 2 R/W 00000000 006E# ADDL 8/10-bit A/D converter data register (Upper byte) R/W 00000000 0070+ WCSR Watch counter status register R/W 00000000 0071+ (Disabled) - 0072+ FSR Flash memory sector writing control register 0 R/W 00000000 0073+ SWRE0 Flash memory sector writing control register 1 R/W 00000000 0074+ SWRE1 Flash memory sector writing control register 1 R/W 00000000 0075+ (Disabled) - - 0076+ WREN Wild register data test setting register R/W 000000000 0077+ WROR Wild register data test setting register 1 R/W 11111111a 0078+ Register bank pointer (RP), Mirror of direct bank pointer (P) - 0079+ <td< th=""><th>Address</th><th>Register abbreviation</th><th>Register name</th><th>R/W</th><th>Initial value</th></td<>	Address	Register abbreviation	Register name	R/W	Initial value
O06EH ADDH 8/10-bit A/D converter data register (Lower byte) R/W 00000000 006FH ADDL 8/10-bit A/D converter data register (Lower byte) R/W 00000000 0070H WCSR Watch counter status register R/W 00000000 0071H (Disabled) 0072H FSR Flash memory sector writing control register 0 R/W 00000000 0073H SWRE0 Flash memory sector writing control register 1 R/W 000000000 0074H SWRE1 Flash memory sector writing control register R/W 000000000 0074H SWRE1 Flash memory sector writing control register R/W 000000000 0075H (Disabled) - - - 0076H WREN Wild register data test setting register R/W 000000000 0077H WROR Wild register data test setting register R/W 11111111s 0078H Register bank pointer (RP), Mircr of direct bank pointer (P) - - - -	006С н	ADC1	8/10-bit A/D converter control register 1	R/W	0000000в
006FH ADDL 8/10-bit A/D converter data register (Lower byte) R/W 00000006 0070+ WCSR Watch counter status register R/W 00000006 0071+ — (Disabled) — — 0072+ FSR Flash memory status register R/W 00000006 0073+ SWRE0 Flash memory sector writing control register 0 R/W 000000006 0074+ SWRE1 Flash memory sector writing control register 1 R/W 00000006 0075+ — (Disabled) — — — 0076+ WREN Wild register address compare enable register R/W 000000006 0077+ WROR Wild register data test setting register R/W 000000006 0078+ — Register bank pointer (RP), Mirror of direct bank pointer (P) — — 0079+ ILR0 Interrupt level setting register 1 R/W 11111111s 007A+ ILR1 Interrupt level setting register 4 R/W 1111111s 007D+ ILR4 Interrupt	006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000в
0070h WCSR Watch counter status register R/W 00000000 0071h — (Disabled) — — 0072h FSR Flash memory status register R/W 00000000 0073h SWRE0 Flash memory sector writing control register 0 R/W 00000000 0074h SWRE1 Flash memory sector writing control register 1 R/W 00000000 0075h — (Disabled) — — — 0076h WREN Wild register address compare enable register R/W 00000000 0077h WROR Wild register data test setting register 0 R/W 00000000 0078h — Register bank pointer (RP), Mirror of direct bank pointer (P) — — 0079h ILR0 Interrupt level setting register 1 R/W 11111111 007A+ ILR1 Interrupt level setting register 2 R/W 11111111 007A+ ILR2 Interrupt level setting register 4 R/W 11111111 007A+ ILR3 Interrupt level setting reg	006Е н	ADDH	8/10-bit A/D converter data register (Upper byte)	R/W	0000000в
O071H — (Disabled) — — 0072H FSR Flash memory status register R/W 00000000 0073H SWRE0 Flash memory sector writing control register 0 R/W 00000000 0074H SWRE1 Flash memory sector writing control register 1 R/W 00000000 0075H — (Disabled) — — — 0076H WREN Wild register address compare enable register R/W 000000000 0077H WROR Wild register dat test setting register R/W 000000000 0078H — Register bank pointer (RP), Mirror of direct bank pointer (P) — — 0078H — Register bank pointer (RP), Mirror of direct bank pointer (P) — — — 0078H ILR0 Interrupt level setting register 1 R/W 11111111 11111111 007AH ILR1 Interrupt level setting register 4 R/W 11111111 007BH ILR2 Interrupt level setting register 4 R/W 11111111 007CH <td>006Fн</td> <td>ADDL</td> <td>8/10-bit A/D converter data register (Lower byte)</td> <td>R/W</td> <td>0000000в</td>	006F н	ADDL	8/10-bit A/D converter data register (Lower byte)	R/W	0000000в
0072 ₁ FSR Flash memory status register R/W 000X0000b 0073 ₁ SWRE0 Flash memory sector writing control register 0 R/W 0000000b 0074 ₁ SWRE1 Flash memory sector writing control register 1 R/W 0000000b 0075 ₁ (Disabled) 0076 ₁ WREN Wild register address compare enable register R/W 0000000b 0077 ₁ WROR Wild register data test setting register R/W 0000000b 0078 ₁ Register bank pointer (RP), Mirror of direct bank pointer (P) 0079 ₁ ILR0 Interrupt level setting register 0 R/W 11111111s 007A ₁ ILR1 Interrupt level setting register 2 R/W 1111111s 007C ₁ ILR3 Interrupt level setting register 3 R/W 1111111s 007C ₁ ILR4 Interrupt level setting register 4 R/W 1111111s 007F ₁ ILR5 Interrupt level setting register 4 R/W 1111111s 007F ₁	0070н	WCSR	Watch counter status register	R/W	0000000в
0073 _H SWRE0 Flash memory sector writing control register 0 R/W 000000006 0074 _H SWRE1 Flash memory sector writing control register 1 R/W 00000006 0075 _H — (Disabled) — — 0076 _H WREN Wild register address compare enable register R/W 00000006 0077 _H WROR Wild register data test setting register R/W 00000006 0078 _H — Register bank pointer (RP), Mirror of direct bank pointer (P) — — 0079 _H ILR0 Interrupt level setting register 0 R/W 11111111 007A _H ILR1 Interrupt level setting register 2 R/W 11111111 007A _H ILR2 Interrupt level setting register 3 R/W 11111111 007A _H ILR3 Interrupt level setting register 4 R/W 11111111 007A _H ILR4 Interrupt level setting register 3 R/W 11111111 007A _H ILR5 Interrupt level setting register 4 R/W 11111116 007F _H	0071 н		(Disabled)	_	
0074н SWRE1 Flash memory sector writing control register 1 R/W 0000000B 0075н — (Disabled) — — 0076н WREN Wild register address compare enable register R/W 0000000B 0077н WROR Wild register data test setting register R/W 0000000B 0078н — Register bank pointer (RP), Mirror of direct bank pointer (P) — — 0079н ILR0 Interrupt level setting register 0 R/W 11111111s 007AH ILR1 Interrupt level setting register 1 R/W 11111111s 007BH ILR2 Interrupt level setting register 3 R/W 11111111s 007CH ILR3 Interrupt level setting register 4 R/W 1111111s 007FH — — (Disabled) — — 07FH ILR5 Interrupt level setting register (upper byte) ch.0 R/W 1111111s 007FH — (Disabled) — — — 0F80H WRARH0 Wild register address sett	0072н	FSR	Flash memory status register	R/W	000Х000в
0075н — (Disabled) — — 0076н WREN Wild register address compare enable register R/W 00000006 0077н WROR Wild register data test setting register R/W 00000006 0078н — Register bank pointer (RP), Mirror of direct bank pointer (P) — — 0079н ILR0 Interrupt level setting register 0 R/W 11111111s 007AH ILR1 Interrupt level setting register 1 R/W 1111111s 007BH ILR2 Interrupt level setting register 2 R/W 1111111s 007CH ILR3 Interrupt level setting register 3 R/W 1111111s 007DH ILR4 Interrupt level setting register 4 R/W 1111111s 007FH — — (Disabled) — — 07FH ILR5 Interrupt level setting register (upper byte) ch.0 R/W 00000006 0F81H WRARH0 Wild register address setting register (upper byte) ch.1 R/W 00000006 0F82H WRDR0 W	0073н	SWRE0	Flash memory sector writing control register 0	R/W	0000000в
0076н WREN Wild register address compare enable register R/W 0000000B 0077н WROR Wild register data test setting register R/W 0000000B 0078н — Register bank pointer (RP), Mirror of direct bank pointer (P) — — 0079н ILR0 Interrupt level setting register 0 R/W 11111111B 007AH ILR1 Interrupt level setting register 1 R/W 1111111B 007BH ILR2 Interrupt level setting register 2 R/W 1111111B 007CH ILR3 Interrupt level setting register 3 R/W 1111111B 007CH ILR3 Interrupt level setting register 4 R/W 1111111B 007DH ILR4 Interrupt level setting register 4 R/W 1111111B 007FH — (Disabled) — — — 0780H WRARH0 Wild register address setting register ch.0 R/W 0000000B 0781H WRARL0 Wild register address setting register ch.0 R/W 0000000B 0782H WRARH	0074н	SWRE1	Flash memory sector writing control register 1	R/W	0000000в
0077нWRORWild register data test setting registerR/W0000000B0078н—Register bank pointer (RP), Mirror of direct bank pointer (P)——0079нILR0Interrupt level setting register 0R/W11111111B007AнILR1Interrupt level setting register 1R/W11111111B007BHILR2Interrupt level setting register 2R/W11111111B007CHILR3Interrupt level setting register 3R/W11111111B007CHILR4Interrupt level setting register 4R/W11111111B007CHILR5Interrupt level setting register 5R/W11111111B007FH—(Disabled)——075HHWARRH0Wild register address setting register (lower byte) ch.0R/W0000000B0761HWRARH0Wild register address setting register (lower byte) ch.0R/W0000000B0763HWRARL1Wild register address setting register (lower byte) ch.1R/W0000000B0763HWRARH1Wild register address setting register (lower byte) ch.1R/W0000000B0763HWRARL1Wild register address setting register (lower byte) ch.2R/W0000000B0763HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000B0763HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000B0763HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000B0763H	0075н		(Disabled)		
0078н—Register bank pointer (RP), Mirror of direct bank pointer (P)——0079нILR0Interrupt level setting register 0R/W111111118007AнILR1Interrupt level setting register 1R/W111111118007BнILR2Interrupt level setting register 2R/W111111118007CHILR3Interrupt level setting register 3R/W111111118007CHILR4Interrupt level setting register 4R/W111111118007DHILR4Interrupt level setting register 5R/W111111118007EHILR5Interrupt level setting register 5R/W111111118007FH—(Disabled)———0F80HWRARH0Wild register address setting register (lower byte) ch.0R/W0000000080F81HWRARL0Wild register address setting register ch.0R/W000000080F84HWRARH1Wild register address setting register (lower byte) ch.1R/W000000080F84HWRARH1Wild register address setting register (lower byte) ch.1R/W000000080F84HWRARL1Wild register address setting register (lower byte) ch.1R/W000000080F84HWRARL1Wild register address setting register (lower byte) ch.2R/W000000080F85HWRDR1Wild register address setting register (lower byte) ch.2R/W000000080F86HWRARL2Wild register address setting register (lower byte) ch.2R/W000000080F87HWRAR	0076н	WREN	Wild register address compare enable register	R/W	0000000в
0079нILR0Interrupt level setting register 0R/W11111111007АнILR1Interrupt level setting register 1R/W11111111007BнILR2Interrupt level setting register 2R/W111111111007CHILR3Interrupt level setting register 3R/W111111111007CHILR4Interrupt level setting register 3R/W111111111007CHILR5Interrupt level setting register 4R/W111111111007EHILR5Interrupt level setting register 5R/W111111111007FH(Disabled)0F80HWRARH0Wild register address setting register (upper byte) ch.0R/W000000060F81HWRARL0Wild register address setting register (lower byte) ch.0R/W000000060F84HWRARL1Wild register address setting register (upper byte) ch.1R/W000000060F84HWRARH1Wild register address setting register (upper byte) ch.1R/W000000060F84HWRARL1Wild register address setting register (lower byte) ch.1R/W000000060F85HWRDR1Wild register address setting register (upper byte) ch.2R/W000000060F86HWRARH2Wild register address setting register (upper byte) ch.2R/W000000060F87HWRARL2Wild register address setting register (upper byte) ch.2R/W000000060F88HWRDR2Wild register address setting register ch.2R/W000000060F89H <td>0077н</td> <td>WROR</td> <td>Wild register data test setting register</td> <td>R/W</td> <td>0000000в</td>	0077 н	WROR	Wild register data test setting register	R/W	0000000в
O07AHILR1Interrupt level setting register 1R/W11111111sO07BHILR2Interrupt level setting register 2R/W11111111sO07CHILR3Interrupt level setting register 3R/W11111111sO07DHILR4Interrupt level setting register 3R/W11111111sO07DHILR5Interrupt level setting register 4R/W11111111sO07EHILR5Interrupt level setting register 5R/W11111111sO07FH(Disabled)OF80HWRARH0Wild register address setting register (upper byte) ch.0R/W0000000sOF81HWRARL0Wild register address setting register (lower byte) ch.0R/W0000000sOF82HWRDR0Wild register address setting register (lower byte) ch.1R/W0000000sOF84HWRARL1Wild register address setting register (lower byte) ch.1R/W0000000sOF85HWRDR1Wild register address setting register (lower byte) ch.1R/W0000000sOF85HWRDR1Wild register address setting register (lower byte) ch.2R/W0000000sOF86HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000sOF87HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000sOF87HWRARL2Wild register address setting register ch.2R/W0000000sOF80H(Disabled)OF91H(Disabled)	0078 н		Register bank pointer (RP), Mirror of direct bank pointer (P)		
007BHILR2Interrupt level setting register 2R/W11111111s007CHILR3Interrupt level setting register 3R/W11111111s007DHILR4Interrupt level setting register 4R/W11111111s007EHILR5Interrupt level setting register 5R/W11111111s007EHILR5Interrupt level setting register 5R/W11111111s007FH(Disabled)0F80HWRARH0Wild register address setting register (upper byte) ch.0R/W0000000s0F81HWRARL0Wild register address setting register (lower byte) ch.0R/W0000000s0F82HWRDR0Wild register address setting register (lower byte) ch.1R/W0000000s0F83HWRARL1Wild register address setting register (lower byte) ch.1R/W0000000s0F85HWRDR1Wild register address setting register (lower byte) ch.1R/W0000000s0F85HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000s0F85HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000s0F87HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000s0F88HWRDR2Wild register address setting register (lower byte) ch.2R/W0000000s0F89HC(Disabled)0F91H0(Disabled)0F92HT01CR08/16-bit compound timer 01	0079 н	ILR0	Interrupt level setting register 0	R/W	11111111
007CHILR3Interrupt level setting register 3R/W11111111s007DHILR4Interrupt level setting register 4R/W11111111s007EHILR5Interrupt level setting register 5R/W11111111s007FH(Disabled)0F80HWRARH0Wild register address setting register (upper byte) ch.0R/W0000000s0F82HWRARL0Wild register address setting register (lower byte) ch.0R/W0000000s0F82HWRARL1Wild register address setting register (upper byte) ch.1R/W0000000s0F83HWRARL1Wild register address setting register (upper byte) ch.1R/W0000000s0F84HWRARL1Wild register address setting register (upper byte) ch.1R/W0000000s0F85HWRARL1Wild register address setting register (upper byte) ch.1R/W0000000s0F86HWRARL2Wild register address setting register (upper byte) ch.2R/W0000000s0F86HWRARL2Wild register address setting register (upper byte) ch.2R/W0000000s0F87HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000s0F88HWRDR2Wild register address setting register (lower byte) ch.2R/W0000000s0F88HWRDR2Wild register address setting register (lower byte) ch.2R/W0000000s0F89HC-(Disabled)0F91H-(Disabled) <td>007Ан</td> <td>ILR1</td> <td>Interrupt level setting register 1</td> <td>R/W</td> <td>11111111</td>	007А н	ILR1	Interrupt level setting register 1	R/W	11111111
007DHILR4Interrupt level setting register 4R/W11111111в007EHILR5Interrupt level setting register 5R/W11111111в007FH—(Disabled)——0F80HWRARH0Wild register address setting register (upper byte) ch.0R/W000000080F81HWRARL0Wild register address setting register (lower byte) ch.0R/W000000080F82HWRDR0Wild register address setting register (lower byte) ch.0R/W000000080F83HWRARL1Wild register address setting register (upper byte) ch.1R/W000000080F83HWRARL1Wild register address setting register (lower byte) ch.1R/W000000080F84HWRARL1Wild register address setting register (lower byte) ch.1R/W000000080F85HWRDR1Wild register address setting register (lower byte) ch.2R/W000000080F86HWRARL2Wild register address setting register (lower byte) ch.2R/W000000080F86HWRARL2Wild register address setting register (lower byte) ch.2R/W000000080F87HWRARL2Wild register address setting register (lower byte) ch.2R/W000000080F88HWRDR2Wild register address setting register (lower byte) ch.2R/W000000080F89HLo(Disabled)———to(Disabled)————0F92HT01CR08/16-bit compound timer 01 control status register 0 ch.0R/W00000008 <tr< td=""><td>007Вн</td><td>ILR2</td><td>Interrupt level setting register 2</td><td>R/W</td><td>11111111</td></tr<>	007В н	ILR2	Interrupt level setting register 2	R/W	11111111
007EнILR5Interrupt level setting register 5R/W11111111в007Fн—(Disabled)——0F80нWRARH0Wild register address setting register (upper byte) ch.0R/W000000080F81нWRARL0Wild register address setting register (lower byte) ch.0R/W000000080F82нWRDR0Wild register address setting register (lower byte) ch.0R/W000000080F83нWRARH1Wild register address setting register (upper byte) ch.1R/W000000080F84нWRARL1Wild register address setting register (lower byte) ch.1R/W000000080F85hWRDR1Wild register address setting register (lower byte) ch.1R/W000000080F86hWRARH2Wild register address setting register (lower byte) ch.2R/W000000080F86hWRARH2Wild register address setting register (upper byte) ch.2R/W000000080F87hWRARL2Wild register address setting register (lower byte) ch.2R/W000000080F88hWRDR2Wild register address setting register (lower byte) ch.2R/W000000080F89hto—(Disabled)——0F91h—(Disabled)———0F92HT01CR08/16-bit compound timer 01 control status register 0 ch.0R/W000000080F93hT00CR08/16-bit compound timer 00 control status register 0 ch.0R/W00000008	007Сн	ILR3	Interrupt level setting register 3	R/W	11111111
007Fн—(Disabled)——0F80нWRARH0Wild register address setting register (upper byte) ch.0R/W0000000в0F81нWRARL0Wild register address setting register (lower byte) ch.0R/W0000000в0F82нWRDR0Wild register address setting register ch.0R/W0000000в0F83нWRARH1Wild register address setting register (upper byte) ch.1R/W0000000в0F84нWRARL1Wild register address setting register (lower byte) ch.1R/W0000000в0F85нWRDR1Wild register address setting register (lower byte) ch.1R/W00000000в0F86нWRARH2Wild register address setting register (upper byte) ch.2R/W0000000в0F87нWRARL2Wild register address setting register (lower byte) ch.2R/W00000000в0F88hWRDR2Wild register address setting register (lower byte) ch.2R/W00000000в0F88hWRDR2Wild register address setting register (lower byte) ch.2R/W00000000в0F89h0F89h—(Disabled)———0F91h1100CR08/16-bit compound timer 01 control status register 0 ch.0R/W0000000в0F93hT00CR08/16-bit compound timer 00 control status register 0 ch.0R/W00000000в	007D н	ILR4	Interrupt level setting register 4	R/W	11111111
0F80HWRARH0Wild register address setting register (upper byte) ch.0R/W0000000B0F81HWRARL0Wild register address setting register (lower byte) ch.0R/W0000000B0F82HWRDR0Wild register address setting register ch.0R/W0000000B0F83HWRARH1Wild register address setting register (upper byte) ch.1R/W0000000B0F84HWRARL1Wild register address setting register (lower byte) ch.1R/W0000000B0F85HWRDR1Wild register address setting register (lower byte) ch.1R/W0000000B0F86HWRARH2Wild register address setting register (upper byte) ch.2R/W0000000B0F87HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000B0F88HWRDR2Wild register address setting register (lower byte) ch.2R/W0000000B0F88HWRDR2Wild register address setting register (lower byte) ch.2R/W0000000B0F89H(Disabled)0F92HT01CR08/16-bit compound timer 01 control status register 0 ch.0R/W0000000B0F93HT00CR08/16-bit compound timer 00 control status register 0 ch.0R/W0000000B	007Е н	ILR5	Interrupt level setting register 5	R/W	11111111
0F81нWRARL0Wild register address setting register (lower byte) ch.0R/W0000000B0F82нWRDR0Wild register address setting register ch.0R/W0000000B0F83нWRARH1Wild register address setting register (upper byte) ch.1R/W0000000B0F84нWRARL1Wild register address setting register (lower byte) ch.1R/W0000000B0F85нWRDR1Wild register address setting register (lower byte) ch.1R/W0000000B0F86нWRARL2Wild register address setting register ch.1R/W0000000B0F86hWRARL2Wild register address setting register (lower byte) ch.2R/W0000000B0F87hWRARL2Wild register address setting register (lower byte) ch.2R/W0000000B0F88hWRDR2Wild register address setting register (lower byte) ch.2R/W0000000B0F89h	007F н		(Disabled)		
0F82HWRDR0Wild register data setting register ch.0R/W0000000B0F83HWRARH1Wild register address setting register (upper byte) ch.1R/W0000000B0F84HWRARL1Wild register address setting register (lower byte) ch.1R/W0000000B0F85HWRDR1Wild register address setting register (lower byte) ch.1R/W0000000B0F86HWRARH2Wild register address setting register (upper byte) ch.2R/W0000000B0F87HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000B0F88HWRDR2Wild register address setting register (lower byte) ch.2R/W0000000B0F89Hto	0F80н	WRARH0	Wild register address setting register (upper byte) ch.0	R/W	0000000в
OF83HWRARH1Wild register address setting register (upper byte) ch.1R/W00000000B0F84HWRARL1Wild register address setting register (lower byte) ch.1R/W0000000B0F85HWRDR1Wild register address setting register ch.1R/W0000000B0F86HWRARH2Wild register address setting register (upper byte) ch.2R/W0000000B0F87HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000B0F87HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000B0F88HWRDR2Wild register address setting register ch.2R/W0000000B0F89H—(Disabled)——0F92HT01CR08/16-bit compound timer 01 control status register 0 ch.0R/W0000000B0F93HT00CR08/16-bit compound timer 00 control status register 0 ch.0R/W0000000B	0F81н	WRARL0	Wild register address setting register (lower byte) ch.0	R/W	0000000в
OF84HWRARL1Wild register address setting register (lower byte) ch.1R/W0000000BOF85HWRDR1Wild register address setting register ch.1R/W0000000BOF86HWRARH2Wild register address setting register (upper byte) ch.2R/W0000000BOF87HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000BOF87HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000BOF88HWRDR2Wild register address setting register ch.2R/W0000000BOF89H to OF91H—(Disabled)——OF92HT01CR08/16-bit compound timer 01 control status register 0 ch.0R/W0000000BOF93HT00CR08/16-bit compound timer 00 control status register 0 ch.0R/W0000000B	0F82н	WRDR0	Wild register data setting register ch.0	R/W	0000000в
OF85HWRDR1Wild register data setting register ch.1R/W0000000B0F86HWRARH2Wild register address setting register (upper byte) ch.2R/W0000000B0F87HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000B0F88HWRDR2Wild register address setting register ch.2R/W0000000B0F89H(Disabled)0F91HT01CR08/16-bit compound timer 01 control status register 0 ch.0R/W0000000B0F93HT00CR08/16-bit compound timer 00 control status register 0 ch.0R/W0000000B	0F83⊦	WRARH1	Wild register address setting register (upper byte) ch.1	R/W	0000000в
OF86HWRARH2Wild register address setting register (upper byte) ch.2R/W0000000B0F87HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000B0F88HWRDR2Wild register address setting register ch.2R/W0000000B0F89H—(Disabled)———0F91HT01CR08/16-bit compound timer 01 control status register 0 ch.0R/W0000000B0F93HT00CR08/16-bit compound timer 00 control status register 0 ch.0R/W0000000B	0F84⊦	WRARL1	Wild register address setting register (lower byte) ch.1	R/W	0000000в
OF87HWRARL2Wild register address setting register (lower byte) ch.2R/W0000000BOF88HWRDR2Wild register data setting register ch.2R/W0000000BOF89H to OF91H(Disabled)OF92HT01CR08/16-bit compound timer 01 control status register 0 ch.0R/W0000000BOF93HT00CR08/16-bit compound timer 00 control status register 0 ch.0R/W0000000B	0F85н	WRDR1	Wild register data setting register ch.1	R/W	0000000в
OF88н WRDR2 Wild register data setting register ch.2 R/W 00000000B 0F89н to 0F91н — (Disabled) — — — 0F91н T01CR0 8/16-bit compound timer 01 control status register 0 ch.0 R/W 0000000B 0F93н T00CR0 8/16-bit compound timer 00 control status register 0 ch.0 R/W 0000000B	0F86н	WRARH2	Wild register address setting register (upper byte) ch.2	R/W	0000000в
OF89н to OF91н — (Disabled) — — — 0F92н T01CR0 8/16-bit compound timer 01 control status register 0 ch.0 R/W 0000000B 0F93н T00CR0 8/16-bit compound timer 00 control status register 0 ch.0 R/W 0000000B	0F87н	WRARL2	Wild register address setting register (lower byte) ch.2	R/W	0000000в
to 0F91н — (Disabled) — — 0F92н T01CR0 8/16-bit compound timer 01 control status register 0 ch.0 R/W 0000000B 0F93н T00CR0 8/16-bit compound timer 00 control status register 0 ch.0 R/W 0000000B	0F88⊦	WRDR2	Wild register data setting register ch.2	R/W	0000000в
0F93 _H T00CR0 8/16-bit compound timer 00 control status register 0 ch.0 R/W 0000000 _B	to		(Disabled)		_
	0F92н	T01CR0	8/16-bit compound timer 01 control status register 0 ch.0	R/W	0000000в
0F94 _H T01DR 8/16-bit compound timer 01 data register ch.0 R/W 0000000 _B	0F93н	T00CR0	8/16-bit compound timer 00 control status register 0 ch.0	R/W	0000000в
	0F94н	T01DR	8/16-bit compound timer 01 data register ch.0	R/W	0000000в

Address	Register abbreviation	Register name	R/W	Initial value
0F95н	T00DR	8/16-bit compound timer 00 data register ch.0	R/W	0000000в
0 F 96н	TMCR0	8/16-bit compound timer 00/01 timer mode control register ch.0	R/W	0000000в
0F97 н	T11CR0	8/16-bit compound timer 11 control status register 0 ch.1	R/W	0000000в
0 F 98н	T10CR0	8/16-bit compound timer 10 control status register 0 ch.1	R/W	0000000в
0 F 99н	T11DR	8/16-bit compound timer 11 data register ch.1	R/W	0000000в
0F9A⊦	T10DR	8/16-bit compound timer 10 data register ch.1	R/W	0000000в
0F9B⊦	TMCR1	8/16-bit compound timer 10/11 timer mode control register ch.1	R/W	0000000в
0F9CH	PPS01	8/16-bit PPG1 cycle setting buffer register ch.0	R/W	11111111в
0F9Dн	PPS00	8/16-bit PPG0 cycle setting buffer register ch.0	R/W	11111111в
0F9Eн	PDS01	8/16-bit PPG1 duty setting buffer register ch.0	R/W	11111111в
0F9Fн	PDS00	8/16-bit PPG0 duty setting buffer register ch.0	R/W	11111111в
0FA0н	PPS11	8/16-bit PPG1 cycle setting buffer register ch.1	R/W	11111111в
0FA1н	PPS10	8/16-bit PPG0 cycle setting buffer register ch.1	R/W	11111111в
0FA2н	PDS11	8/16-bit PPG1 duty setting buffer register ch.1	R/W	11111111в
0FA3н	PDS10	8/16-bit PPG0 duty setting buffer register ch.1	R/W	11111111в
0FA4⊦	PPGS	8/16-bit PPG start register	R/W	0000000в
0FA5⊦	REVC	8/16-bit PPG output inversion register		0000000в
0FA6н to 0FA9н		(Disabled)		_
0FAAH	PDCRH0	16-bit PPG down counter register (upper byte) ch.0	R	0000000в
0FABH	PDCRL0	16-bit PPG down counter register (lower byte) ch.0	R	0000000в
0FACH	PCSRH0	16-bit PPG cycle setting buffer register (upper byte) ch.0	R/W	11111111в
0FADH	PCSRL0	16-bit PPG cycle setting buffer register (lower byte) ch.0	R/W	11111111в
0FAEH	PDUTH0	16-bit PPG duty setting buffer register (upper byte) ch.0	R/W	11111111в
0FAFH	PDUTL0	16-bit PPG duty setting buffer register (lower byte) ch.0	R/W	11111111в
0FB0н to 0FBBн		(Disabled)		
0FBCH	BGR1	LIN-UART baud rate generator register 1	R/W	0000000в
0FBDH	BGR0	LIN-UART baud rate generator register 0	R/W	0000000в
0FBEH	PSSR0	UART/SIO dedicated baud rate generator prescaler selection register ch.0		0000000в
0FBF _H	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register ch.0	R/W	0000000в
0FC0н to 0FC2н		(Disabled)		_

Address	Register abbreviation	Register name	R/W	Initial value
0FC3н	AIDRL	A/D input disable register (lower byte)	R/W	0000000в
0FC4н	LCDCC	LCDC control register	R/W	00010000в
0FC5н	LCDCE1	LCDC enable register 1	R/W	00110000в
0FC6н	LCDCE2	LCDC enable register 2	R/W	0000000в
0FC7н	LCDCE3	LCDC enable register 3	R/W	0000000в
0FC8н to 0FCAн	_	(Disabled)	_	_
0FCBH	LCDCB1	LCDC blinking setting register 1	R/W	0000000в
0FCC ^H	LCDCB2	LCDC blinking setting register 2	R/W	0000000в
0FCDн to 0FD4н	LCDRAM	LCDC display RAM	R/W	0000000в
0FD5н to 0FE2н	_	(Disabled)		
0FE3н	WCDR	Watch counter data register	R/W	00111111в
0FE4н to 0FE6н	_	(Disabled)		_
0FE7н	ILSR2	Input level select register 2	R/W	0000000в
0FE8н, 0FE9н	_	(Disabled)	_	_
0FEAH	CSVCR	Clock supervisor control register	R/W	00011100в
0FEBн to 0FEDн	_	(Disabled)	_	_
0FEEH	ILSR	Input level select register		0000000в
0FEFH	WICR	Interrupt pin control register	R/W	0100000в
0FF0н to 0FFFн	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable/Writable

- R : Read only
- W : Write only

• Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.

■ INTERRUPT SOURCE TABLE

	Interrupt	Vector tab	le address	Bit name of	Same level	
Interrupt source	request number	Upper	Lower	interrupt level setting register	priority order (atsimultaneous occurrence)	
External interrupt ch.0	IRQ0	FFFA ∺	FFFB⊦	L00 [1 : 0]	High	
External interrupt ch.4	INQU	FFFAH	FFFDH			
External interrupt ch.1	IRQ1	FFF8 _H	FFF9⊦	L01 [1 : 0]		
External interrupt ch.5	INUT	ГГГОН	ГГГЭН			
External interrupt ch.2		ГГГен	FFF7H	1 00 [1 : 0]		
External interrupt ch.6	IRQ2	FFF6⊦		L02 [1 : 0]		
External interrupt ch.3	IRQ3	FFF4 _H	FFF5H	1 02 [1 · 0]		
External interrupt ch.7	InQo	ГГГ4Н	ГГГЭН	L03 [1 : 0]		
UART/SIO ch.0	IRQ4	FFF2H	FFF3H	L04 [1 : 0]		
8/16-bit compound timer ch.0 (Lower)	IRQ5	FFF0H	FFF1H	L05 [1 : 0]		
8/16-bit compound timer ch.0 (Upper)	IRQ6	FFEEH	FFEFH	L06 [1 : 0]		
LIN-UART (reception)	IRQ7	FFECH	FFEDH	L07 [1 : 0]		
LIN-UART (transmission)	IRQ8	FFEA H	FFEBH	L08 [1 : 0]		
8/16-bit PPG ch.1 (Lower)	IRQ9	FFE8H	FFE9н	L09 [1 : 0]		
8/16-bit PPG ch.1 (Upper)	IRQ10	FFE6H	FFE7н	L10 [1 : 0]		
(Unused)	IRQ11	FFE4H	FFE5H	L11 [1 : 0]		
8/16-bit PPG ch.0 (Upper)	IRQ12	FFE2H	FFE3H	L12 [1 : 0]		
8/16-bit PPG ch.0 (Lower)	IRQ13	FFE0H	FFE1н	L13 [1 : 0]		
8/16-bit compound timer ch.1 (Upper)	IRQ14	FFDEH	FFDFH	L14 [1 : 0]		
16-bit PPG ch.0	IRQ15	FFDC _H	FFDDH	L15 [1 : 0]		
(Unused)	IRQ16	FFDA H	FFDB H	L16 [1 : 0]		
(Unused)	IRQ17	FFD8H	FFD9н	L17 [1 : 0]		
8/10-bit A/D converter	IRQ18	FFD6н	FFD7н	L18 [1 : 0]		
Time-base timer	IRQ19	FFD4 _H	FFD5H	L19 [1 : 0]		
Watch prescaler/Watch counter	IRQ20	FFD2H	FFD3H	L20 [1 : 0]		
(Unused)	IRQ21	FFD0H	FFD1н	L21 [1 : 0]	_	
8/16-bit compound timer ch.1 (Lower)	IRQ22	FFCEH	FFCFH	L22 [1 : 0]	V	
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1 : 0]	Low	


■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Doromotor	Symbol	Rating		Unit	Demorika		
Parameter	Symbol	Min	Max	Unit	Remarks		
Power supply voltage*1	Vcc	Vss – 0.3	Vss + 6.0	V			
Power supply voltage for LCD	V0 to V3	Vss – 0.3	Vss + 6.0	V	*2		
Input voltage*1	Vı	Vss – 0.3	Vss + 6.0	V	*3		
Output voltage*1	Vo	Vss - 0.3	Vss + 6.0	V	*3		
Maximum clamp current	CLAMP	- 2.0	+ 2.0	mA	Applicable to pins*4		
Total maximum clamp current	Σ clamp		20	mA	Applicable to pins*4		
"L" level maximum output current	lol		15	mA	Applicable to pins*4		
"L" level average current	Iolav		4	mA	Applicable to pins ^{*4} Average output current = operating current × operating ratio (1 pin)		
"L" level total maximum output current	ΣΙοι		100	mA			
"L" level total average output current	Σ Iolav		50	mA	Total average output current = operating current × operating ratio (Total of pins)		
"H" level maximum output current	Іон		- 15	mA	Applicable to pins*4		
"H" level average current	Іонач		- 4	mA	Applicable to pins ^{*4} Average output current = operating current × operating ratio (1 pin)		
"H" level total maximum output current	ΣІон		- 100	mA			
"H" level total average output current	ΣΙοήαν		- 50	mA	Total average output current = operating current × operating ratio (Total of pins)		
Power consumption	Pd		320	mW			
Operating temperature	TA	- 40	+ 85	°C			
Storage temperature	Tstg	- 55	+ 150	°C			

(Continued)

- *1 : The parameter is based on $V_{SS} = 0.0 V$.
- *2 : V0 to V3 should not exceed Vcc + 0.3 V.
- *3: VI and Vo should not exceed Vcc + 0.3 V. VI must not exceed the rating voltage. However, if the maximum current to/from an input is limited by some means with external components, the IcLAMP rating supersedes the VI rating.
- *4 : Applicable to pins : P00 to P07, P10 to P14, P60 to P67, P90 to P95, PA0 to PA3, PB0 to PB7
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - +B signal is an input signal that exceeds Vcc voltage. The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this affects other devices.
 - Note that if the + B signal is inputted when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the + B input pin open.
 - Note that analog system input/output pins other than the A/D input pins (LCD drive pins, etc.) cannot accept + B signal input.
 - Sample recommended circuits :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions


(Vss = 0.0 V)

Parameter	Symbol	Conditions	Value		Unit	Remarks		
Falameter	Symbol	Conditions	Min	Max	Omt	nemarks		
			2.4*1,*2	5.5 ^{*1}		In normal operating	Other than	
Power supply	Vcc		2.3	5.5	v	Hold condition in STOP mode	MB95FV100D-103	
voltage	VCC		2.7	5.5		In normal operating		
			2.3	5.5		Hold condition in STOP mode	MB95FV100D-103	
Power supply voltage for LCD	V0 to V3		Vss	Vcc	V	The range of liquid crystal power supply (The optimal value depends on liquid crystal display elements used.)		
Smoothing capacitor	Cs		0.1	1.0	μF	*3		
Operating	TA		-40	+85	°C	Other than MB95FV1	00D-103	
temperature	IA		+5	+35	°C	MB95FV100D-103		

*1 : The values vary with the operating frequency, machine clock or analog guarantee range.

*2 : The value is 2.88 V when the low voltage detection reset is used.

*3 : Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of V_{CC} pin must have a capacitance value higher than C₈. For connection of smoothing capacitor C₈, refer to the diagram below.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

$(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 \circ C to + 85 \circ C)$										
Parameter	Sym-	Pin name	Conditions		Value		Unit	Remarks		
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks		
	VIH1	P10, P67	*1	0.7 Vcc		V _{cc} + 0.3	V	When selecting CMOS input level		
<i>"</i>	VIHA	P00 to P07, P10 to P14,		0.8 Vcc		Vcc + 0.3	V	Pin input at selecting of automotive input level		
"H" level input voltage	VIHS1	P60 to P67, P90 to P95, PA0 to PA3, PB0 to PB7	*1	0.8 Vcc	_	V _{cc} + 0.3	V	Hysteresis input		
	VIHM	RST, MOD		0.8 Vcc		Vcc + 0.3	V	Hysteresis input		
"L" level input	Vı∟	P10, P67	*1	V _{SS} – 0.3		0.3 Vcc	V	When selecting CMOS input level (Hysteresis input)		
	VILA	P00 to P07, P10 to P14,	_	V _{ss} – 0.3		0.5 Vcc	V	Pin input at selecting of automotive input level		
voltage	Vils	P60 to P67, P90 to P95, PA0 to PA3, PB0 to PB7	*1	V _{SS} – 0.3		0.2 Vcc	v	Hysteresis input		
	VILM	RST, MOD		V _{SS} – 0.3		0.2 Vcc	V	Hysteresis input		
"H" level output voltage	Vон	All output pins	Іон = -4.0 mA	Vcc-0.5			V			
"L"level output voltage	Vol	All output pins, RST*2	lo∟ = 4.0 mA			0.4	V			
Input leak current (Hi-Z output leak current)	lu	Port other than P00 to P07, P10 to P14	0.0 V < Vı < Vcc	-5		+5	μA	When specifying without pull-up resistance		
Pull-up resistance	RPULL	P00 to P07, P10 to P14	$V_{I} = 0.0 V$	25	50	100	kΩ	When specifying with pull-up resistance		
Pull-down resistance	Rмор	MOD	$V_1 = V_{CC}$	50	100	200	kΩ	MASK ROM product only		

 $(V_{CC} = 5.0 \text{ V} + 10\% \text{ Vss} = 0.0 \text{ V} \text{ T}_{4} =$ -40 °C to +85 °C)

Deveneter	Sym-	Din nomo	Conditions		Value		Unit	Demerika	
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks	
					9.5	12.5	mA	Flash memory product (at other than Flash memory writing and erasing)	
			$V_{CC} = 5.5 V,$ $F_{CH} = 20 MHz,$ $F_{MP} = 10 MHz$ Main clock model		30	35	mA	Flash memory product (at Flash memory writing and erasing)	
			Main clock mode (divided by 2)		11.9	17.2	mA	Flash memory product (When A/D conversion)	
					7.2	9.5	mA	MASK ROM product	
	Icc				9.6	14.2	mA	MASK ROM product (When A/D conversion)	
	icc	Vcc (External clock operation)	-			15.2	20.0	mA	Flash memory product (at other than Flash memory writing and erasing)
			$V_{CC} = 5.5 V,$ $F_{CH} = 32 MHz,$ $F_{MP} = 16 MHz,$ Main clock mode - (divided by 2)	_	35.7	42.5	mA	Flash memory product (at Flash memory writing and erasing)	
Power supply current*3				_	19.0	27.5	mA	Flash memory product (When A/D conversion)	
					11.6	15.2	mA	MASK ROM product	
					15.4	22.7	mA	MASK ROM product (When A/D conversion)	
	Iccs		$\label{eq:Vcc} \begin{array}{l} V_{CC} = 5.5 \ V, \\ F_{CH} = 20 \ MHz, \\ F_{MP} = 10 \ MHz \\ Main \ sleep \ mode \\ (divided \ by \ 2) \end{array}$		4.5	7.5	mA		
	ICCS		$\label{eq:Vcc} \begin{array}{l} V_{CC} = 5.5 \text{ V}, \\ F_{CH} = 32 \text{ MHz}, \\ F_{MP} = 16 \text{ MHz} \\ \text{Main sleep mode} \\ (\text{divided by 2}) \end{array}$	_	7.2	12.0	mA		
	Iccl		$\label{eq:Vcc} \begin{array}{l} V_{CC} = 5.5 \ V, \\ F_{CL} = 32 \ kHz, \\ F_{MPL} = 16 \ kHz \\ Sub \ clock \ mode \\ (divided \ by \ 2) \ , \\ T_A = \ + \ 25 \ ^\circ C \end{array}$		45	100	μΑ	(Continued)	

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, T_A = - 40 °C to + 85 °C)

Devementer	Sym-	Pin name	Conditions		Value		11	Domorko
Parameter	bol		Conditions	Min	Тур	Max	- Unit	Remarks
	Iccls		$\label{eq:Vcc} \begin{array}{l} V_{CC} = 5.5 \ V, \\ F_{CL} = 32 \ kHz, \\ F_{MPL} = 16 \ kHz \\ Sub \ sleep \ mode \\ (divided \ by \ 2) \ , \\ T_A = \ + \ 25 \ ^{\circ}C \end{array}$		10	81	μΑ	
Power supply current*3	Ісст		$V_{CC} = 5.5 \text{ V},$ $F_{CL} = 32 \text{ kHz}$ Watch mode, Main stop mode $T_A = +25 \text{ °C}$	_	4.6	27.0	μΑ	
			Vcc = 5.5 V, Fcн = 4 MHz, FмP = 10 MHz		9.3	12.5	mA	Flash memory product
	ICCMPLL		Main PLL mode (multiplied by 2.5)	_	7.0	9.5	mA	MASK ROM product
		-	Vcc = 5.5 V, Fcн = 6.4 MHz, FмP = 16 MHz		14.9	20.0	mA	Flash memory product
			Main PLL mode (multiplied by 2.5)		11.2	15.2	mA	MASK ROM product
			$V_{CC} = 5.5 V,$ $F_{CL} = 32 \text{ kHz},$ $F_{MPL} = 128 \text{ kHz}$ Sub PLL mode (multiplied by 4) $T_{A} = +25 \text{ °C}$		160	400	μΑ	
	Істѕ		$V_{CC} = 5.5 V,$ $F_{CH} = 10 MHz$ Time-base timer mode $T_A = +25 \ ^{\circ}C$		0.40	1.10	mA	
	Іссн		$V_{CC} = 5.5 V,$ Sub stop mode $T_{A} = +25 \text{ °C}$		3.5	20	μA	
LCD division resistance	RLCD		Between V3 and Vss		300		kΩ	
COM0 to COM3 output impedance	Rvсом	COM0 to COM3	V1 to V3 = 5.0V			5	kΩ	
SEG00 to SEG15 output impedance	Rvseg	SEG00 to SEG15	v i to v3 = 5.0v			7	kΩ	(Constinued)

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, T_A = - 40 °C to + 85 °C)

(Continued)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 \circ C to + 85 \circ C)$

Parameter	Sym-		Conditions	litiono			Unit	Remarks
Parameter	bol		Conditions	Min	Тур	Max	Unit	nema ka
LCD leak current	ILCDL	V0 to V3 COM0 to COM3 SEG00 to SEG15	_	-1		+1	μA	
Input capacitance	CIN	Other than Vcc, Vss	f = 1 MHz		5	15	pF	

*1: P10 and P67 can switch the input level to either the "CMOS input level" or "hysteresis input level". The switching of the input level can be set by the input level selection register (ILSR).

*2 : Product without clock supervisor only

*3: • The power-supply current is determined by the external clock. When both low voltage detection option and clock supervisor are selected, the power-supply current will be a value of adding current consumption of the low voltage detection circuit (ILVD) and current consumption of built-in CR oscillator (ICSV) to the specified value.

• Refer to "4. AC Characteristics (1) Clock Timing" for FCH and FCL.


• Refer to "4. AC Characteristics (2) Source Clock/Machine Clock" for FMP and FMPL.


4. AC Characteristics


(1) Clock Timing

Parameter	Sym- bol	Pin name	Condi- tions	Value			11	Demerke
				Min	Тур	Max	Unit	Remarks
Clock frequency	Fсн	X0, X1		1.00		16.25	MHz	When using main oscillation circuit
				1.00		32.50	MHz	When using external clock
				3.00		10.00	MHz	Main PLL multiplied by 1
				3.00		8.13	MHz	Main PLL multiplied by 2
				3.00		6.50	MHz	Main PLL multiplied by 2.5
				3.00	—	4.06	MHz	Main PLL multiplied by 4
	Fc⊾	X0A, X1A			32.768		kHz	When using sub oscillation circuit
					32.768	_	kHz	When using sub PLL
Clock cycle time	t hcyl	X0, X1		61.5		1000	ns	When using oscillation circuit
				30.8	_	1000	ns	When using external clock
	t lcyl	X0A, X1A			30.5	_	μs	When using sub clock
Input clock pulse width	twн1 tw∟1	X0		61.5			ns	When using external clock Duty ratio is about 30% to 70%.
	twн₂ tw∟₂	X0A			15.2		μs	
Input clock rise time and fall time	tcr tcr	X0, X0A				5	ns	When using external clock

(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, T_A = $-40 \ ^\circ C$ to $+85 \ ^\circ C$)









(2) Source Clock/Machine Clock


	$(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 \ ^{\circ}C to + 85 \ ^{\circ}C)$									
Parameter	Sym-	Pin	Condi-		Valu	е	Unit	Remarks		
rarameter	bol	name	tions	Min	Тур	Max	Onit	nemarks		
Source clock cycle time*1	toour			61.5	_	2000	ns	When using main clock Min : $F_{CH} = 8.125$ MHz, PLL multiplied by 2 Max : $F_{CH} = 1$ MHz, divided by 2		
(Clock before setting division)	tsclk			7.6		61.0	μs	When using sub clock Min : $F_{CL} = 32$ kHz, PLL multiplied by 4 Max : $F_{CL} = 32$ kHz, divided by 2		
Source clock	Fsp			0.50	_	16.25	MHz	When using main clock		
frequency	FSPL			16.384		131.072	kHz	When using sub clock		
Machine clock cycle time* ² (Minimum	tмськ			61.5		32000	ns	When using main clock Min :Fsp = 16.25 MHz, no division Max:Fsp = 0.5 MHz, divided by 16		
instruction execution time)	IMCLK			7.6		976.5	μs	When using sub clock Min ∶ FspL = 131 kHz, no division Max : FspL = 16 kHz, divided by 16		
Machine clock	Fмp		1	0.031		16.250	MHz	When using main clock		
frequency	FMPL			1.024		131.072	kHz	When using sub clock		

*1: Clock before setting division due to machine clock division ratio selection bit (SYCC : DIV1 and DIV0). This source clock is divided by the machine clock division ratio selection bit (SYCC : DIV1 and DIV0), and it becomes the machine clock. Further, the source clock can be selected as follows.

- Main clock divided by 2
- PLL multiplication of main clock (select from 1, 2, 2.5, 4 multiplication)
- Sub clock divided by 2
- PLL multiplication of sub clock (select from 2, 3, 4 multiplication)
- *2: Operation clock of the microcontroller. Machine clock can be selected as follows.
 - Source clock (no division)
 - Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16








(3) External Reset

				$(Vcc = 5.0 V \pm 10\%, Vss =$	= 0.0 V, 7	$f_A = -$	40 °C to + 85 °C)		
Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks		
rarameter	Symbol	name	Conditions	Min	Мах	onn	nema ka		
				2 tmcLk*1	_	ns	At normal operating		
RST "L" level pulse width	t rstl	RST	—		_	Oscillation time of oscillator*2 + 100		μs	At stop mode, sub clock mode, sub sleep mode, and watch mode
				100		μs	At time-base timer mode		

*1 : Refer to " (2) Source Clock/Machine Clock" for tmclk.


*2 : Oscillation time of oscillator is the time that the amplitude reaches 90 %. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of μs and several ms. In the external clock, the oscillation time is 0 ms.




(4) Power-on Reset

 $(Vss = 0.0 V, T_A = -40 \circ C to + 85 \circ C)$

					,	-	1	
Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
Farameter	Symbol	name	Conditions	Min	Max	Unit		
Power supply rising time	tR	Vcc		_	50	ms		
Power supply cutoff time	toff	VCC		1		ms	Waiting time until power-on	



Note : Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, set the slope of rising within 30 mV/ms as shown below.




(5) Peripheral Input Timing

$(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 \circ C to + 85 \circ C)$

Parameter	Symbol	Pin name	Conditions	Va	Unit	
Faranieter	Symbol	Finname	Conditions	Min	Max	Onit
Peripheral input "H" pulse width	tiliн	INT00 to INT07,		2 t мськ*	_	ns
Peripheral input "L" pulse width	tihil	EC0, EC1, TRG0/ADTG		2 t мськ*		ns


*: Refer to " (2) Source Clock/Machine Clock" for tMCLK.



(6) UART/SIO, Serial I/O Timing

(-, ,	5	(V	$cc = 5.0 \text{ V} \pm 10\%$, $Vss =$	0.0 V, T _A =	– 40 °C to	+ 85 °C)	
Parameter	Symbol	Pin name	Conditions	Va	Unit		
Falameter	Symbol		Conditions	Min	Мах	Unit	
Serial clock cycle time	tscyc	UCK0	Internal	4 t MCLK*	—	ns	
UCK $\downarrow \rightarrow$ UO time	tslov	UCK0, UO0	clock operation	- 190	+ 190	ns	
Valid UI \rightarrow UCK \uparrow	tıvsн	UCK0, UI0	Output pin : C _L = 80 pF	2 t MCLK*	—	ns	
UCK $\uparrow \rightarrow$ valid UI hold time	tsнix	UCK0, UI0	+ 1TTL.	2 t MCLK*	—	ns	
Serial clock "H" pulse width	tshsl	UCK0	External	4 t мськ*	—	ns	
Serial clock "L" pulse width	tslsh	UCK0	External clock	4 t мськ*	—	ns	
$UCK\downarrow \to UO$ time	tslov	UCK0, UO0	operation		190	ns	
Valid UI \rightarrow UCK \uparrow	tıvsн	UCK0, UI0	Output pin : C∟ = 80 pF + 1TTL.	2 t мськ*		ns	
UCK $\uparrow \rightarrow$ valid UI hold time	tsнix	UCK0, UI0		2 t MCLK*		ns	

* : Refer to " (2) Source Clock/Machine Clock" for tmclk.



(7) LIN-UART Timing

Sampling at the rising edge of sampling $clock^{*1}$ and prohibited serial $clock delay^{*2}$ (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)


 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 \circ C to + 85 \circ C)$

	1	i	$(VCC = 5.0 V \pm 10\%)$,		100 0)	
Parameter	Sym-	Pin name	Conditions	Va	Unit		
raiameter	bol	r in name	Conditions	Min	Мах	Onic	
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	—	ns	
$SCK \downarrow \to SOT$ delay time	tslovi	SCK, SOT	Internal clock	-95	+ 95	ns	
$Valid\ SIN \to SCK\ \uparrow$	tivshi	SCK, SIN	operation output pin : $C_{L} = 80 \text{ pF} + 1 \text{ TTL}.$	tмськ*3 + 190		ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixi	SCK, SIN		0		ns	
Serial clock "L" pulse width	tslsh	SCK		3 tмськ*3 – tв	—	ns	
Serial clock "H" pulse width	tshsl	SCK		tмськ*3 + 95		ns	
$SCK \downarrow \to SOT$ delay time	t SLOVE	SCK, SOT	External clock		2 tмськ*3 + 95	ns	
$Valid\ SIN \to SCK\ \uparrow$	tivshe	SCK, SIN	operation output pin :	190	—	ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixe	SCK, SIN	C∟ = 80 pF + 1 TTL.	tмськ*3 + 95	—	ns	
SCK fall time	t⊧	SCK			10	ns	
SCK rise time	tR	SCK			10	ns	

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.

*3 : Refer to " (2) Source Clock/Machine Clock" for tmclk.



Sampling at the falling edge of sampling $clock^{*1}$ and prohibited serial $clock delay^{*2}$ (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } + 85 \text{ }^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Va	Unit		
Farameter	bol	Fin name	Conditions	Min	Max		
Serial clock cycle time	tscyc	SCK		5 t мськ* ³		ns	
$SCK^{\uparrow} \rightarrow SOT$ delay time	tshovi	SCK, SOT	Internal clock operation output pin :	-95	+ 95	ns	
Valid SIN $ ightarrow$ SCK \downarrow	tivsli	SCK, SIN	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}.$	tмськ* ³ + 190		ns	
$SCK \downarrow \rightarrow valid \ SIN \ hold \ time$	tslixi	SCK, SIN		0		ns	
Serial clock "H" pulse width	tsнs∟	SCK		3 tmclk ^{*3} – tr		ns	
Serial clock "L" pulse width	t s∟sн	SCK		tмськ*3 + 95		ns	
$SCK^{\uparrow} \rightarrow SOT$ delay time	t shove	SCK, SOT	External clock		2 tмськ*3 + 95	ns	
Valid SIN $ ightarrow$ SCK \downarrow	tivsle	SCK, SIN	operation output pin :	190		ns	
$SCK \downarrow \rightarrow valid \ SIN \ hold \ time$	tslixe	SCK, SIN	C∟ = 80 pF + 1 TTL.	tмськ*3 + 95		ns	
SCK fall time	t⊧	SCK			10	ns	
SCK rise time	t₽	SCK			10	ns	

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.

*3 : Refer to " (2) Source Clock/Machine Clock" for tmclk.




Sampling at the rising edge of sampling $clock^{*1}$ and enabled serial $clock delay^{*2}$ (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)

		•	$(Vcc = 5.0 V \pm 10\%)$, Vss = 0.0 V, T	$A = -40 ^{\circ}\text{C}$ to	+ 85 °C
Parameter	Sym- bol	Pin name	Conditions	Valu	Unit	
Falameter			Conditions	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		5 t MCLK ^{*3}		ns
$SCK^{\uparrow} \to SOT$ delay time	t shovi	SCK, SOT	Internal clock	-95	+ 95	ns
Valid SIN→SCK↓	tıvs∟ı	SCK, SIN	operation output pin :	tмськ*3 + 190		ns
$SCK{\downarrow}{\rightarrow} valid \; SIN \; hold \; time$	tslixi	SCK, SIN	C∟ = 80 pF + 1 TTL.	0		ns
SOT \rightarrow SCK \downarrow delay time	t sovLi	SCK, SOT			4 tmclk*3	ns

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.

*3: Refer to " (2) Source Clock/Machine Clock" for tMCLK.




Sampling at the falling edge of sampling clock*1 and enabled serial clock delay*2 (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1) (Vcc = 5.0 V + 10%, Vss = 0.0 V, Ta = -40 °C to + 85 °C)

			$(VCC = 5.0 V \pm 10)/2$, v 33 – 0.0 v , 1		100 0)
Parameter	Sym-	Pin name	Conditions	Valu	Unit	
Falameter	bol	Finnanie	Conditions	Min	Мах	Onit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	—	ns
SCK↓→SOT delay time	tslovi	SCK, SOT	Internal clock	-95	+ 95	ns
Valid SIN→SCK↑	tivshi	SCK, SIN	operation output pin :	tмськ*3 + 190	_	ns
$SCK^{\uparrow} \to valid \ SIN \ hold \ time$	tshixi	SCK, SIN	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}.$	0		ns
SOT→SCK [↑] delay time	tsovнi	SCK, SOT			4 t MCLK* ³	ns

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.


*3 : Refer to " (2) Source Clock/Machine Clock" for tmcLK.



(8) Low Voltage Detection

(Vss = 0.0 V, T_A = $-40 \ ^{\circ}C$ to $+85 \ ^{\circ}C$)

Parameter	Symbol	Condi-		Value		Unit	Remarks
Farameter	Symbol	tions	Min	Тур	Max	Unit	nemarks
Release voltage	V _{DL+}		2.52	2.70	2.88	V	At power-supply rise
Detection voltage	Vdl-		2.42	2.60	2.78	V	At power-supply fall
Hysteresis width	VHYS		70	100		mV	
Power-supply start voltage	Voff				2.3	V	
Power-supply end voltage	Von		4.9			V	
Power-supply voltage			0.3			μs	Slope of power supply that reset release signal generates
change time (at power supply rise)	tr			3000		μs	Slope of power supply that reset release signal generates within rating (V _{DL+})
Power-supply voltage			300	_		μs	Slope of power supply that reset detection signal generates
change time (at power supply fall)	tr			300	_	μs	Slope of power supply that reset detection signal generates within rating (V _{DL} -)
Reset release delay time	t _{d1}				400	μs	
Reset detection delay time	t _{d2}			—	30	μs	
Current consumption	LVD			38	50	μA	Current consumption of low voltage detection circuit only



(9) Clock Supervisor Clock

$(Vcc = 5.0 V \pm 10\%)$	$Vss = 0.0 V, T_A = -40$	°C to	+ 85 °C	;)
--------------------------	--------------------------	-------	---------	----

Parameter	Symbol	Condi-		Value		Unit	Remarks
Falameter	Symbol	tions	Min	Тур	Мах	Onit	nemarks
Oscillation frequency	fouт		50	100	200	kHz	
Oscillation start time	t _{wk}				10	μs	
Current consumption	lcsv		_	20	36	μA	Current consumption of built-in CR oscillator, at 100 kHz oscillation

5. A/D Converter


(1) A/D Converter Electrical Characteristics


$(Vcc = 4.0 V \text{ to } 5.5 V, Vss = 0.0 V, T_A = -40 \text{ °C to } +85 \text{ °C}$						$T_{A} = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C)$
Parameter	Symbol	Value				Remarks
Falameter		Min	Тур	Max	Unit	nemarks
Resolution		—		10	bit	
Total error		- 3.0		+ 3.0	LSB	
Linearity error		- 2.5		+ 2.5	LSB	
Differential linear error		- 1.9		+ 1.9	LSB	
Zero transition voltage	Vот	Vss – 1.5 LSB	Vss + 0.5 LSB	Vss + 2.5 LSB	V	
Full-scale transition voltage	VFST	Vcc – 3.5 LSB	Vcc – 1.5 LSB	Vcc + 0.5 LSB	V	
Compore time		0.9		16500	μs	$4.5~V \le V_{CC} \le 5.5~V$
Compare time		1.8	1.8 — 165		μs	$4.0 \text{ V} \leq \text{V}_{\text{CC}} < 4.5 \text{ V}$
Someling time	_	0.6		8	μs	$\begin{array}{l} 4.5 \text{ V} \leq V_{\text{CC}} \leq 5.5 \text{ V}, \\ \text{At external impedance } < \\ 5.4 \text{k}\Omega \end{array}$
Sampling time		1.2		œ	μs	$\begin{array}{l} 4.0 \ V \leq V_{CC} < 4.5 \ V, \\ \text{At external impedance} < \\ 2.4 \ k\Omega \end{array}$
Analog input current	IAIN	-0.3	_	+ 0.3	μA	
Analog input voltage	VAIN	Vss	_	Vcc	V	

(2) Notes on Using A/D Converter

About the external impedance of analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also, if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.





About errors

As $|V_{\text{CC}} - V_{\text{SS}}|$ becomes smaller, values of relative errors grow larger.


(3) Definition of A/D Converter Terms

Resolution
 The level of analog variation that can be distinguished by the A/D converter.
 When the number of bits is 10, analog voltage can be divided into 2¹⁰ = 1024.


- Linearity error (unit : LSB) The deviation between the value along a straight line connecting the zero transition point ("00 0000 0000" ← → "00 0000 0001") of a device and the full-scale transition point ("11 1111 1111" ← → "11 1111 1110") compared with the actual conversion values obtained.
- Differential linear error (Unit : LSB) Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

• Total error (unit: LSB)

Difference between actual and theoretical values, caused by a zero transition error, full-scale transition error, linearity error, quantum error, and noise.



(Continued) Zero transition error 004H Actual conversion conversion 3FFH 4 Actual conversion



Parameter	Value			Unit	Remarks	
Falameter	Min	Тур	Max	Unit	nemains	
Chip erase time		1.0*1	15.0* ²	S	Excludes 00H programming prior erasure.	
Byte programming time		32	3600	μs	Excludes system-level overhead.	
Erase/program cycle	10000	_		cycle		
Power supply voltage at erase/ program	4.5		5.5	V		
Flash memory data retention time	20 * ³	_		year	Average T _A = +85 °C	

6. Flash Memory Program/Erase Characteristics


*1 : $T_{\text{A}}=$ + 25 °C, Vcc = 5.0 V, 10000 cycles


*2 : $T_{\text{A}}=$ + 85 °C, Vcc = 4.5 V, 10000 cycles


*3 : This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 $^{\circ}$ C).


■ EXAMPLE CHARACTERISTICS


• Power supply current temperature (Flash memory product)















• Pull-up (Flash memory product)



■ MASK OPTION

No.	Part number	MB95156M	MB95F156M MB95F156N MB95F156J	MB95FV100D-103
	Specifying procedure	Specify when ordering MASK	Setting disabled	Setting disabled
1	Clock mode select • Single-system clock mode • Dual-system clock mode	Dual-system clock mode	Dual-system clock mode	Changing by the switch on MCU board
2	 Low voltage detection reset* With low voltage detection reset Without low voltage detection reset 	Specify when ordering MASK	Specified by part number	Changing by the switch on MCU board
3	Clock supervisor* • With clock supervisor • Without clock supervisor	Specify when ordering MASK	Specified by part number	Changing by the switch on MCU board
4	Reset output* • With reset output • Without reset output	Specify when ordering MASK	Specified by part number	 MCU board switch sets as follows ; With clock supervisor : Without reset output Without clock supervisor : With reset output
5	Oscillation stabilization wait time	Fixed to oscillation stabilization wait time of $(2^{14} - 2)$ /F _{CH}	Fixed to oscillation stabilization wait time of (2 ¹⁴ –2) /F _{CH}	Fixed to oscillation stabiliza- tion wait time of (2 ¹⁴ –2) /F _{CH}


*: Refer to table below about clock mode select, low voltage detection reset, clock supervisor select and reset output.


Part number	Clock mode select	Low voltage detection reset	Clock supervisor	Reset output
		No	No	Yes
MB95156M	Dual-system	Yes	No	Yes
		Yes	Yes	No
MB95F156M		No	No	Yes
MB95F156N	Dual-system	Yes	No	Yes
MB95F156J		Yes	Yes	No
MB95FV100D-103		No	No	Yes
	Single-system	Yes	No	Yes
		Yes	Yes	No
	Dual-system	No	No	Yes
		Yes	No	Yes
		Yes	Yes	No

■ ORDERING INFORMATION


Part number	Package
MB95156MPMT MB95F156MPMT MB95F156NPMT MB95F156JPMT	48-pin plastic LQFP (FPT-48P-M26)
MB95156MPMC MB95F156MPMC MB95F156NPMC MB95F156JPMC	52-pin plastic LQFP (FPT-52P-M01)
MB2146-303A (MB95FV100D-103PBT)	MCU board (224-pin plastic PFBGA (BGA-224P-M08)


■ PACKAGE DIMENSIONS





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

Page	Section	Change Results
_	_	Added the part numbers. MB95156M (MASK ROM Product)
15	 PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING PARALLEL PROGRAMMER Programming Method 	Changed as follows "2) Load program data to programmer addresses 7800_{H} to 7FFFF_{H} ." \rightarrow "2) Load program data to programmer addresses 18000_{H} to 1FFFF_{H} ."
21	■ I/O MAP Reset factor register	 Changed the register name to "Reset source register." Changed the item "R/W" as follows. "R" → "R/W"
35	4. AC Characteristics (1) Clock Timing	Added the Main PLL multiplied by 4.
37	(2) Source Clock/Machine Clock	Changed source clock cycle time (when using main clock) . Min : $F_{CH} = 10$ MHz, PLL multiplied by 1 \rightarrow Min : $F_{CH} = 8.125$ MHz, PLL multiplied by 2
39		Changed the figure of " Main PLL operation frequency".
57 to 62	■ EXAMPLE CHARACTERISTICS	Added the ■ EXAMPLE CHARACTERISTICS.

■ MAIN CHANGES IN THIS EDITION

The vertical lines marked in the left side of the page show the changes.

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.