### 8-bit Microcontroller

**CMOS** 

## F<sup>2</sup>MC-8FX MB95200H/210H Series

### MB95F204H/F204K/F203H/F203K/F202H/F202K MB95F214H/F214K/F213H/F213K/F212H/F212K

#### ■ DESCRIPTION

MB95200H/210H is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

#### **■ FEATURES**

• F2MC-8FX CPU core

Instruction set optimized for controllers

- · Multiplication and division instructions
- 16-bit arithmetic operations
- · Bit test branch instructions
- · Bit manipulation instructions, etc.
- Clock (main OSC clock and sub-OSC clock are only available in MB95F204H/F204K/F203H/F203K/F202H/F202K)
  - · Selectable main clock source

Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz) External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz) Main internal CR clock (1/8/10 MHz ± 3%, maximum machine clock frequency: 10 MHz)

· Selectable subclock source

Sub-OSC clock (32.768 kHz)

External clock (32.768 kHz)

Sub-internal CR clock (typ: 100 kHz, min: 50 kHz, max: 200 kHz)

- Timer
  - 8/16-bit composite timer
  - · Timebase timer
  - · Watch prescaler
- LIN-UART (MB95F204H/F204K/F203H/F203K/F202H/F202K)
  - · Full duplex double buffer

Capable of clock-synchronized serial data transfer and clock-asynchronized serial data transfer



- External interrupt
  - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
  - · Can be used to wake up the device from different low-power consumption (standby) modes
- 8/10-bit A/D converter
  - 8-bit or 10-bit resolution can be selected.
- Low power consumption (standby) mode
  - Stop mode
  - Sleep mode
  - · Watch mode
  - Timebase timer mode
- I/O port (max: 17) (MB95F204K/F203K/F202K)
  - General-purpose I/O ports (max):
    - CMOS I/O: 15, N-ch open drain: 2
- I/O port (max: 16) (MB95F204H/F203H/F202H)
  - General-purpose I/O ports (max):
    - CMOS I/O: 15, N-ch open drain: 1
- I/O port (max: 5) (MB95F214K/F213K/F212K)
  - General-purpose I/O ports (max):
    - CMOS I/O: 3, N-ch open drain: 2
- I/O port (max: 4) (MB95F214H/F213H/F212H)
  - General-purpose I/O ports (max):
    - CMOS I/O: 3, N-ch open drain: 1
- · On-chip debug
  - 1-wire serial control
  - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
  - Built-in hardware watchdog timer
- Low-voltage detection reset circuit
  - · Built-in low-voltage detector
- Clock supervisor counter
  - Built-in clock supervisor counter function
- Programmable port input voltage level
  - CMOS input level / hysteresis input level
- Flash memory security function
  - · Protects the contents of flash memory

### **■ PRODUCT LINE-UP**

Part number							1					
	MB95	MB95	MB95	MB95	MB95	MB95	MB95	MB95	MB95	MB95	MB95	MB95
	F204H	F203H	F202H	F204K	F203K	F202K	F214H	F213H	F212H	F214K	F213K	F212K
Parameter						. 1						
Туре					Fla	sn mem	ory prod	luct				
Clock	lt oupon	vione the	n main a	look ooo	illation							
supervisor counter	It super	VISES III	e main c	IOCK OSC	illation.							
ROM capacity	16 KB	8 KB	4 KB	16 KB	8 KB	4 KB	16 KB	8 KB	4 KB	16 KB	8 KB	4 KB
RAM capacity	496 B	496 B	240 B	496 B	496 B	240 B	496 B	496 B	240 B	496 B	496 B	240 B
Low-voltage		No			Yes			No			Yes	
detection reset	_	N !! !	.1	0 - 1		1		N1" 1 -	.1	0.1		
Reset input		Dedicate			tware se		L	edicate	a	Sof	tware se	lect
CPU functions	Instructi Instructi Data bit Minimui	imber of basic instructions : 136 struction bit length : 8 bits struction length : 1 to 3 bytes ita bit length : 1, 8, and 16 bits nimum instruction execution time : 61.5 ns (with machine clock = 16.25 MHz) errupt processing time : 0.6 µs (with machine clock = 16.25 MHz)										
General-	I/O port			I/O port	s (max):	17	I/O port	s (max):	4	I/O port	s (max):	5
purpose I/O	CMOS:	15, N-cl	h: 1	CMOS:	15, N-cl	n: 2	CMOS:	3, N-ch:	: 1	CMOS:	3, N-ch:	2
Timebase timer	Interrup	t cycle :	0.256 m	ıs - 8.3 s	s (when	external	clock =	4 MHz)				
Hardware/	Reset g											
software watchdog timer	Main os						ouroo ol	ande of th	o bordu	oro wot	ob do a	
Wild register	It can be						ouice cit	JCK OI III	le Haluw	are wall	ondog.	
wild register			•		-		I					
LIN-UART	selected It has a Clock-s clock-as enabled	d by a de full duplynchron synchror I.	commu edicated lex doub ized ser nized ser n can be	reload t le buffer ial data t rial data	imer. : transfer transfer	and is aster or	No LIN-	UART				
0, 10 0.11 0 2	6 ch.						2 ch.					
converter		10-bit re	solution	can be	selected	d.	1					
0/40 1 3	2 ch.						1 ch.					
8/16-bit composite			_				hannels" tion and i				nnel".	
timer	Count cl	ock: it ca		ected fro			(seven ty					
External	6 ch.						2 ch.					
External interrupt	It can b	e used t	o wake ι	•	-	-	edge, or lby mode		ges can	be selec	cted.)	
On-chip debug		erial co orts seria	ntrol Il writing	. (async	hronous	mode)						

Part number	MB95 F204H	MB95 F203H	MB95 F202H	MB95 F204K	MB95 F203K	MB95 F202K	MB95 F214H	MB95 F213H	MB95 F212H	MB95 F214K	MB95 F213K	MB95 F212K
Parameter												
Watch prescaler	Eight di	ight different time intervals can be selected.										
Flash memory	write/era It has a Number Data rea For writ	ase/eras flag indi r of write tention t e/erase,	rts automatic programming, Embedded Algorithm, use/erase-suspend/erase-resume commands. Flag indicating the completion of the operation of Embedded Algorithm. of write/erase cycles (min): 100000 ention time: 20 years el/erase, external Vpp(+10 V) input is required. eccurity Feature for protecting the contents of the flash									
Standby mode	Sleep mode, stop mode, watch mode, timebase timer mode											
Package			SDII SOF							P-8 P-8		

### ■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95 F204H	MB95 F203H	MB95 F202H	MB95 F204K	MB95 F203K	MB95 F202K	MB95 F214H	MB95 F213H	MB95 F212H	MB95 F214K	MB95 F213K	MB95 F212K
24-pin plastic SDIP	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х
20-pin plastic SOP	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х
8-pin plastic DIP	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0
8-pin plastic SOP	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0

O: Available X: Unavailable

#### ■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

#### Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/program. For details of current consumption, see "

ELECTRICAL CHARACTERISTICS".

#### Package

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSIONS".


### Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "■ ELECTRICAL CHARACTERISTICS".

#### • On-chip debug function

The on-chip debug function requires that  $V_{CC}$ ,  $V_{SS}$  and 1 serial-wire be connected to an evaluation tool. In addition, if the flash memory data has to be updated, the RSTX/PF2 pin must also be connected to the same evaluation tool.

### **■ PIN ASSIGNMENT**



### ■ PIN DESCRIPTION (MB95200H Series)

Pin no.	Pin name	I/O circuit type*	Function
1	PF0/X0	В	General-purpose I/O port This pin is also used as the main clock input oscillation pin.
2	PF1/X1	В	General-purpose I/O port This pin is also used as the main clock input/output oscillation pin.
3	Vss	_	Power supply pin (GND)
4	PG2/X1A	С	General-purpose I/O port This pin is also used as the subclock input/output oscillation pin.
5	PG1/X0A	С	General-purpose I/O port This pin is also used as the subclock input oscillation pin.
6	Vcc	_	Power supply pin
7	С	_	Capacitor connection pin
8	PF2/RSTX	А	General-purpose I/O port This pin is also used as a reset pin. This pin is a dedicated reset pin in MB95F204H/F203H/F202H.
9	P62/TO10	D	General-purpose I/O port High-current port This pin is also used as the 8/16-bit composite timer ch. 1 output.
10	P63/TO11	D	General-purpose I/O port High-current port This pin is also used as the 8/16-bit composite timer ch. 1 output.
11	P64/EC1	D	General-purpose I/O port This pin is also used as the 8/16-bit composite timer ch. 1 clock input.
12	P00/AN00	E	General-purpose I/O port This pin is also used as the A/D converter analog input.
13	P01/AN01	E	General-purpose I/O port This pin is also used as the A/D converter analog input.
14	P02/INT02/AN02/ SCK	E	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the LIN-UART clock I/O.
15	P03/INT03/AN03/ SOT	E	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the LIN-UART data output.
16	P04/INT04/AN04/ SIN/HCLK1/EC0	F	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the LIN-UART data input. This pin is also used as the external clock input. This pin is also used as the 8/16-bit composite timer ch. 0 clock input.



Pin no.	Pin name	I/O circuit type*	Function
17	P05/INT05/AN05/ TO00/HCLK2	E	General-purpose I/O port High-current port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the 8/16-bit composite timer ch. 0 output. This pin is also used as the external clock input.
18	P06/INT06/TO01	G	General-purpose I/O port High-current port This pin is also used as the external interrupt input. This pin is also used as the 8/16-bit composite timer ch. 0 output.
19	P07/INT07	G	General-purpose I/O port This pin is also used as the external interrupt input.
20	P12/EC0/DBG	Н	General-purpose I/O port This pin is also used as the DBG input pin. This pin is also used as the 8/16-bit composite timer ch. 0 clock input.


<sup>\*:</sup> For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

### ■ PIN DESCRIPTION (MB95210H Series)

Pin no.	Pin name	I/O circuit type*	Function
1	Vss	_	Power supply pin (GND)
2	Vcc	_	Power supply pin
3	С		Capacitor connection pin
4	RSTX/PF2	Α	General-purpose I/O port This pin is also used as a reset pin. This pin is a dedicated reset pin in MB95F214H/F213H/F212H.
5	P04/INT04/AN04/ HCLK1/EC0	E	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the external clock input. This pin is also used as the 8/16-bit composite timer ch. 0 clock input.
6	P05/AN05/TO00/ HCLK2	E	General-purpose I/O port High-current port This pin is also used as the A/D converter analog input. This pin is also used as the 8/16-bit composite timer ch. 0 output. This pin is also used as the external clock input.
7	P06/INT06/TO01	G	General-purpose I/O port High-current port This pin is also used as the external interrupt input. This pin is also used as the 8/16-bit composite timer ch. 0 output.
8	P12/EC0/DBG	Н	General-purpose I/O port This pin is also used as the DBG input pin. This pin is also used as the 8/16-bit composite timer ch. 0 clock input.

<sup>\*:</sup> For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

#### **■ I/O CIRCUIT TYPE**



(Contin	Circuit		Remarks
Туре	Circuit		nemarks
D	P-ch N-ch	- Digital output - Digital output - Standby control - Hysteresis input	CMOS output     Hysteresis input
E	P-ch P-ch	- Pull-up control  - Digital output  - Digital output  - Analog input  - A/D control  - Standby control  - Hysteresis input	CMOS output     Hysteresis input     Pull-up control available
F	P-ch P-ch	- Pull-up control  - Digital output  - Digital output  - Analog input  - A/D control - Standby control - Hysteresis input	CMOS output Hysteresis input CMOS input Pull-up control available
G	P-ch P-ch N-ch	- Pull-up control  - Digital output  - Digital output  - Standby control  - Hysteresis input	<ul><li>Hysteresis input</li><li>CMOS output</li><li>Pull-up control available</li></ul>
Н	Digital output	— Standby control — Hysteresis input	N-ch open drain output     Hysteresis input

#### **■ NOTES ON DEVICE HANDLING**

#### Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than Vcc or a voltage lower than Vss is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of ■ ELECTRICAL CHARACTERISTICS" is applied to the Vcc pin or the Vss pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

#### Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

#### • Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

#### **■ PIN CONNECTION**

#### Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k $\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

#### Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the  $V_{\rm CC}$  pin and the  $V_{\rm SS}$  pin to the power supply and ground outside the device. In addition, connect the current supply source to the  $V_{\rm CC}$  pin and the  $V_{\rm SS}$  pin with low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1  $\mu$ F between the V<sub>CC</sub> pin and the V<sub>SS</sub> pin at a location close to this device.

#### • DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the Vcc or Vss pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

#### RSTX pin


Connect the RSTX pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the RSTX pin and the Vcc or Vss pin when designing the layout of the printed circuit board.


The RSTX/PF2 pin functions as the reset input/output pin after power-on. In addition, the reset output can be enabled by the RSTOE bit of the SYSC register, and the reset input function or the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.

### • C pin


Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the  $V_{CC}$  pin must have a capacitance larger than  $C_S$ . For the connection to a smoothing capacitor  $C_S$ , see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and  $C_S$  and the distance between  $C_S$  and the  $V_{SS}$  pin when designing the layout of a printed circuit board.



### ■ BLOCK DIAGRAM (MB95200H Series)



### ■ BLOCK DIAGRAM (MB95210H Series)




### **■ CPU CORE**

Memory Space

The memory space of the MB95200H/210H Series is 64 KB in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95200H/210H Series are shown below.

• Memory Maps



### ■ I/O MAP (MB95200H Series)

Address	Register	Register name	R/W	Initial value
	abbreviation	-		
0000н	PDR0	Port 0 data register	R/W	0000000В
0001н	DDR0	Port 0 direction register	R/W	0000000В
0002н	PDR1	Port 1 data register	R/W	0000000В
0003н	DDR1	Port 1 direction register	R/W	0000000В
0004н		(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	_	(Disabled)	_	_
0007н	SYCC	System clock control register	R/W	XXXXXX11 <sub>B</sub>
0008н	STBC	Standby control register	R/W	00000XXXB
0009н	RSRR	Reset source register	R	XXXXXXXX
000Ан	TBTC	Timebase timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000В
000Сн	WDTC	Watchdog timer control register	R/W	0000000в
000Dн	SYCC2	System clock control register 2	R/W	ХХ100011в
000Ен				
to	_	(Disabled)	_	_
0015н				
0016н	PDR6	Port 6 data register	R/W	0000000В
0017н	DDR6	Port 6 direction register	R/W	0000000в
0018н		(Display)		
to 0027н	_	(Disabled)		_
0027н	PDRF	Port F data register	R/W	0000000
0029н	DDRF	Port F direction register	R/W	0000000
002AH	PDRG	Port G data register	R/W	0000000В
002Вн	DDRG	Port G direction register	R/W	0000000В
002Сн	PUL0	Port 0 pull-up register	R/W	0000000В
002Dн	1 020	Total pair aprogram	1000	00000000
to	_	(Disabled)		_
0034н				
0035н	PULG	Port G pull-up register	R/W	0000000в
0036н	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	0000000в
0037н	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	0000000в
0038н	T11CR1	8/16-bit composite timer 11 status control register 1 ch. 1	R/W	0000000В
0039н	T10CR1	8/16-bit composite timer 10 status control register 1 ch. 1	R/W	0000000В
003Ан				
to	_	(Disabled)	-	_
0048н				
0049н	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0000000В

Address	Register abbreviation	Register name	R/W	Initial value
004Ан	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000В
004Вн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000В
004Сн to 004Fн	_	(Disabled)	_	_
0050н	SCR	LIN-UART serial control register	R/W	00000000В
0051н	SMR	LIN-UART serial mode register	R/W	0000000В
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART receive/transmit data register	R/W	0000000В
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXB
0056н to 006Вн	_	(Disabled)	_	_
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000В
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000В
006Ен	ADDH	8/10-bit A/D converter data register (Upper)	R/W	0000000В
006Fн	ADDL	8/10-bit A/D converter data register (Lower)	R/W	0000000В
0070н to 0071н	_	(Disabled)	_	_
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н to 0075н	_	(Disabled)	_	_
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	111111111
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн	ILR2	Interrupt level setting register 2	R/W	111111111
007Сн	ILR3	Interrupt level setting register 3	R/W	111111111
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111
007Fн	_	(Disabled)	_	_
0F80 <sub>H</sub>	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	0000000В



Address	Register abbreviation	Register name	R/W	Initial value
0F81н	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	0000000В
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000В
0F83н	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	0000000В
0F84н	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	0000000В
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000В
0F89н to 0F91н	_	(Disabled)	_	_
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	0000000В
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	0000000в
0F94н	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	0000000В
0F95н	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	0000000В
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000в
0F97н	T11CR0	8/16-bit composite timer 11 status control register 0 ch. 1	R/W	0000000В
0F98⊦	T10CR0	8/16-bit composite timer 10 status control register 0 ch. 1	R/W	0000000В
0F99 <sub>H</sub>	T11DR	8/16-bit composite timer 11 data register ch. 1	R/W	0000000В
0F9Ан	T10DR	8/16-bit composite timer 10 data register ch. 1	R/W	0000000В
0F9Вн	TMCR1	8/16-bit composite timer 10/11 timer mode control register ch. 1	R/W	0000000В
0F9Сн to 0FBВн	_	(Disabled)	_	_
0FBCн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000В
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000В
0FBEн to 0FC2н	_	(Disabled)	_	_
0FС3н	AIDRL	A/D input disable register (Lower)	R/W	0000000в
0FC4н to 0FE3н	_	(Disabled)	_	_
0FE4н	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX
0FE5н	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXXB

### (Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FE6н to 0FE7н	_	(Disabled)	_	_
0FE8н	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	ХХ000000в
0FEAн	CMDR	Clock monitoring data register	R/W	0000000В
0FEBн	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXXX
0FECн	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXXXB
0FEDн	_	(Disabled)	_	_
0FEE <sub>H</sub>	ILSR	Input level select register	R/W	0000000В
0FEFн to 0FFFн	_	(Disabled)	_	_

#### • R/W access symbols

R/W : Readable / Writable

R : Read only W : Write only

### • Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an undefined value is returned.

### ■ I/O MAP (MB95210H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н	_	(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	_	(Disabled)	_	_
0007н	SYCC	System clock control register	R/W	XXXXXX11 <sub>B</sub>
0008н	STBC	Standby control register	R/W	00000XXXB
0009н	RSRR	Reset source register	R	XXXXXXXX
000Ан	TBTC	Timebase timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	0000000в
000Дн	SYCC2	System clock control register 2	R/W	ХХ100011в
000Ен to 0015н	_	(Disabled)	-	_
0016н		(Disabled)	_	_
0017н		(Disabled)	_	_
0018н to 0027н	_	(Disabled)	-	_
0028н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	0000000в
002Ан	_	(Disabled)	_	_
002Вн	_	(Disabled)	<u> </u>	_
002Сн	PUL0	Port 0 pull-up register	R/W	0000000в
002Dн to 0034н	_	(Disabled)	_	_
0035н	_	(Disabled)	_	_
0036н	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	0000000в
0037н	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	0000000
0038н	_	(Disabled)	† <b>–</b>	_
0039н	_	(Disabled)	<u> </u>	_
003Ан to 0048н	_	(Disabled)	_	_
0049н	_	(Disabled)	<b> </b>	_

Address	Register abbreviation	Register name	R/W	Initial value
004Ан	EIC20	External interrupt circuit control register ch. 4	R/W	0000000В
004Вн	EIC30	External interrupt circuit control register ch. 6	R/W	0000000В
004Сн to 004Fн	_	(Disabled)	_	_
0050н	_	(Disabled)	<b>—</b>	_
0051н	_	(Disabled)	T —	_
0052н	_	(Disabled)	_	_
0053н	_	(Disabled)	_	_
0054н	_	(Disabled)	_	_
0055н	_	(Disabled)	_	_
0056н to 006Вн	_	(Disabled)	_	_
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000в
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000в
006Ен	ADDH	8/10-bit A/D converter data register (Upper)	R/W	0000000в
006Fн	ADDL	8/10-bit A/D converter data register (Lower)	R/W	0000000в
0070н to 0071н	_	(Disabled)	_	_
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н to 0075н	_	(Disabled)	-	_
0076н	WREN	Wild register address compare enable register	R/W	0000000в
0077н	WROR	Wild register data test setting register	R/W	0000000в
0078н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	111111111
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн	_	(Disabled)	_	_
007Сн	_	(Disabled)	1 -	_
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111
007Fн	_	(Disabled)	1 -	_
0F80н	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	0000000В
0F81н	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	0000000В
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000в

Address	Register abbreviation	Register name	R/W	Initial value
0F83н	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	0000000В
0F84н	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	0000000В
0F85⊦	WRDR1	Wild register data setting register ch. 1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	0000000В
0F88⊦	WRDR2	Wild register data setting register ch. 2	R/W	0000000В
0F89н to 0F91н	_	(Disabled)	_	_
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	0000000в
0F93⊦	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	0000000В
0F94н	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	0000000В
0F95⊦	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	0000000В
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000в
0F97 <sub>H</sub>	_	(Disabled)	_	_
0F98⊦	_	(Disabled)	_	_
0F99 <sub>H</sub>	_	(Disabled)	_	_
0F9Ан	_	(Disabled)	_	_
0F9Bн	_	(Disabled)	_	_
0F9Сн to 0FBВн	_	(Disabled)	_	_
0FBCн	_	(Disabled)	_	_
0FBDн	_	(Disabled)	_	_
0FBEн to 0FC2н	_	(Disabled)	_	_
0FС3н	AIDRL	A/D input disable register (Lower)	R/W	0000000В
0FC4н to 0FE3н	_	(Disabled)	_	_
0FE4н	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXXB
0FE5н	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXXB
0FE6н to 0FE7н	_	(Disabled)		_
0FE8н	SYSC	System configuration register	R/W	11000011в

### (Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FE9⊦	CMCR	Clock monitoring control register	R/W	ХХ000000в
0FEAн	CMDR	Clock monitoring data register	R/W	0000000в
0FEBн	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXXXB
0FEC <sub>H</sub>	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXXXB
0FEDн	_	(Disabled)	_	_
0FEE <sub>H</sub>	ILSR	Input level select register	R/W	0000000В
0FEFн to 0FFFн	_	(Disabled)	_	_

### • R/W access symbols

R/W : Readable / Writable

R : Read only W : Write only

### • Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an undefined value is returned.

### ■ INTERRUPT SOURCE TABLE (MB95200H Series)

		Vector tab	le address		Priority order of	
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sourc- es of the same level (occurring simultaneously)	
External interrupt ch. 4	IRQ0	FFFA⊦	FFFB⊦	L00 [1:0]	High	
External interrupt ch. 5	IRQ1	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]	<b>A</b>	
External interrupt ch. 2	IRQ2	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1:0]	<b>1</b>	
External interrupt ch. 6	INQZ	1110	ГГГ/Н	L02 [1.0]		
External interrupt ch. 3	IDOO	FFF4		1.00.14.01		
External interrupt ch. 7	IRQ3	FFF4 <sub>H</sub>	FFF5 <sub>H</sub>	L03 [1:0]		
_	IRQ4	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]		
8/16-bit composite timer ch. 0 (Lower)	IRQ5	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]		
8/16-bit composite timer ch. 0 (Upper)	IRQ6	FFEE <sub>H</sub>	FFEFH	L06 [1:0]		
LIN-UART (reception)	IRQ7	FFECH	FFEDH	L07 [1:0]		
LIN-UART (transmission)	IRQ8	FFEAH	FFEBH	L08 [1:0]		
_	IRQ9	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]		
_	IRQ10	FFE6 <sub>H</sub>	FFE7 <sub>H</sub>	L10 [1:0]		
_	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]		
_	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]		
_	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]		
8/16-bit composite timer ch. 1 (Upper)	IRQ14	FFDE <sub>H</sub>	FFDFн	L14 [1:0]		
_	IRQ15	FFDCH	FFDD⊦	L15 [1:0]		
_	IRQ16	FFDАн	FFDB⊦	L16 [1:0]		
_	IRQ17	FFD8 <sub>H</sub>	FFD9н	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6 <sub>H</sub>	FFD7 <sub>H</sub>	L18 [1:0]		
Timebase timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]		
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]		
_	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]	<u> </u>	
8/16-bit composite timer ch. 1 (Lower)	IRQ22	FFCEH	FFCF <sub>H</sub>	L22 [1:0]	▼	
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low	

### ■ INTERRUPT SOURCE TABLE (MB95210H Series)


		Vector tab	le address		Priority order of	
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)	
External interrupt ch. 4	IRQ0	FFFA⊦	FFFB⊦	L00 [1:0]	High	
_	IRQ1	FFF8⊦	FFF9н	L01 [1:0]	<b>A</b>	
External interrupt ch. 6	IRQ2	FFF6⊦	FFF7 <sub>H</sub>	L02 [1:0]	1	
_	IRQ3	FFF4 <sub>H</sub>	FFF5 <sub>H</sub>	L03 [1:0]		
_	IRQ4	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]		
8/16-bit composite timer ch. 0 (Lower)	IRQ5	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]		
8/16-bit composite timer ch. 0 (Upper)	IRQ6	FFEEH	FFEFH	L06 [1:0]		
_	IRQ7	FFECH	FFEDH	L07 [1:0]		
_	IRQ8	FFEAH	FFEBH	L08 [1:0]		
_	IRQ9	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]		
_	IRQ10	FFE6⊦	FFE7 <sub>H</sub>	L10 [1:0]		
_	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]		
_	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]		
_	IRQ13	FFE0⊦	FFE1 <sub>H</sub>	L13 [1:0]		
—	IRQ14	FFDE <sub>H</sub>	FFDF⊦	L14 [1:0]		
_	IRQ15	FFDCH	FFDD⊦	L15 [1:0]		
—	IRQ16	FFDAн	FFDB⊦	L16 [1:0]		
_	IRQ17	FFD8 <sub>H</sub>	FFD9н	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6⊦	FFD7 <sub>H</sub>	L18 [1:0]		
Timebase timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]		
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]		
_	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]		
_	IRQ22	FFCEH	FFCF <sub>H</sub>	L22 [1:0]	▼	
Flash memory	IRQ23	FFCCH	FFCD⊦	L23 [1:0]	Low	

### **■ ELECTRICAL CHARACTERISTICS**

### 1. Absolute Maximum Ratings

Parameter	Symbol	Rat	ting	Unit	Remarks
Parameter	Syllibol	Min	Max	Ullit	nemarks
Power supply voltage*1	Vcc	Vss-0.3	Vss+6	٧	
Input voltage*1	Vı	Vss-0.3	Vss+6	V	*2
Output voltage*1	Vo	Vss-0.3	Vss+6	٧	*2
Maximum clamp current	ICLAMP	-2	+2	mA	Applicable to pins listed in *3
Total maximum clamp current	$\Sigma$   CLAMP	_	20	mA	Applicable to pins listed in *3
"L" level maximum	lo <sub>L1</sub>		15	mA	Other than P05, P06, P62 and P63 <sup>*4</sup>
output current	lol2	_	15	IIIA	P05, P06, P62 and P63*4
"L" level average current	lolav1		4 mA		Other than P05, P06, P62 and P63 <sup>4</sup> Average output current = operating current × operating ratio (1 pin)
L level average current	lolav2	_	12		P05, P06, P62 and P63 <sup>-4</sup> Average output current = operating current × operating ratio (1 pin)
"L" level total maximum output current	$\Sigma$ loL	_	100	mA	
"L" level total average output current	ΣΙοιαν	_	50	mA	Total average output current = operating current × operating ratio (Total number of pins)
"H" level maximum	<b>І</b> он1		-15	m A	Other than P05, P06, P62 and P63 <sup>*4</sup>
output current	<b>І</b> он2	_	-15	- mA	P05, P06, P62 and P63 <sup>-4</sup>
"H" level average	Iонаv1		-4	- mA	Other than P05, P06, P62 and P63 <sup>4</sup> Average output current = operating current × operating ratio (1 pin)
current	Iонаv2		-8		P05, P06, P62 and P63 <sup>-4</sup> Average output current = operating current × operating ratio (1 pin)
"H" level total maximum output current	ΣІон	_	-100	mA	
"H" level total average output current	ΣΙοнαν	_	-50	mA	Total average output current = operating current × operating ratio (Total number of pins)
Power consumption	Pd	_	320	mW	
Operating temperature	Та	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

- \*1: The parameter is based on  $V_{SS} = 0.0 \text{ V}$ .
- \*2: V<sub>I</sub> and V<sub>O</sub> must not exceed V<sub>CC</sub>+0.3 V. V<sub>I</sub> must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I<sub>CLAMP</sub> rating is used instead of the V<sub>I</sub> rating.
- \*3: Applicable to the following pins: P00 to P07, P62 to P64, PG1, PG2, PF0, PF1 (P00 to P03, P07, P62 to P64, PG1, PG2, PF0 and PF1 are available in MB95F204H/F203H/F202H/F203K/F203K/F202K.)
  - Use under recommended operating conditions.
  - Use with DC voltage (current).
  - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
  - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current of stationary current.
  - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
  - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
  - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
  - Do not leave the HV (High Voltage) input pin unconnected.
  - Example of a recommended circuit:



\*4: P62 and P63 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.

WARNING: A semiconductor device may be damaged by applying stress (voltage, current, temperature, etc.) in excess of the absolute maximum rating. Therefore, ensure that not a single parameter exceeds its absolute maximum rating.


### 2. Recommended Operating Conditions

(Vss=0.0 V)

Parameter	Symbol	Value		Unit	Remarks				
Farameter	Symbol	Min	Max	Oilit	neilidiks				
		2.4*1*2	5.5* <sup>1</sup>		In normal operation	Other than on-chip debug			
Power supply Vcc		2.3	5.5	V	Hold condition in stop mode	mode			
voltage	VCC	2.9	5.5	]	In normal operation	On-chip debug mode			
		2.3	5.5		Hold condition in stop mode	On-chip debug mode			
Smoothing capacitor	Cs	0.022	1	μF	*3				
Operating	TA	-40	+85	°C Other than on-chip debug function		nction			
temperature	IA	+5	+35		On-chip debug function				

<sup>\*1:</sup> The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

<sup>\*3:</sup> Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. For the connection to a smoothing capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the electrical characteristics of the device are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact sales representatives beforehand.

<sup>\*2:</sup> The value is 2.88 V when the low-voltage detection reset is used.

### 3. DC Characteristics

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Donor-sta-	Cumabal	Din roma	Condition	-	Value		I I mit	Domonico
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	Vіні	P04	*1	0.7 Vcc	_	Vcc+0.3	V	When CMOS input level (hysteresis input) is selected
"H" level input voltage	Vihs	P00 to P07, P12, P62 to P64, PF0 to PF1, PG1 to PG2	*1	0.8 Vcc	_	Vcc+0.3	٧	Hysteresis input
	VIHM	PF2	_	0.7 Vcc	_	Vcc+0.3	V	Hysteresis input
	VıL	P04	*1	Vss-0.3	_	0.3 Vcc	٧	When CMOS input level (hysteresis input) is selected
"L" level input voltage	VILS	P00 to P07, P12, P62 to P64, PF0 to PF1, PG1 to PG2	*1	Vss-0.3	_	0.2 Vcc	V	Hysteresis input
	VILM	PF2	_	Vss-0.3	_	0.3 Vcc	V	Hysteresis input
Open-drain output application voltage	<b>V</b> D	PF2, P12	_	Vss-0.3	_	0.2 Vcc	V	
"H" level output voltage	Vон1	Output pins other than P05, P06, P62, P63, PF2 and P12 <sup>*2</sup>	Iон = -4 mA	Vcc-0.5	_	_	V	
voitage	V <sub>OH2</sub>	P05, P06, P62, P63*2	Іон = -8 mA	Vcc-0.5	_	_	٧	
"L" level	V <sub>OL1</sub>	Output pins other than P05, P06, P62 and P63*2	IoL = 4 mA	_	_	0.4	V	
voltage	V <sub>OL2</sub>	P05, P06, P62, P63*2	loL = 2 mA	_	_	0.4	٧	
Input leak current (Hi-Z output leak current)	lu	All input pins	0.0 V < V <sub>I</sub> < V <sub>CC</sub>	-5	_	+5	μΑ	When pull-up resistance is disabled
Pull-up resistance	Rpull	P00 to P07, PG1, PG2 <sup>-3</sup>	V1 = 0 V	25	50	100	kΩ	When pull-up resistance is enabled

(Vcc =  $5.0 \text{ V} \pm 10\%$ , Vss = 0.0 V, T<sub>A</sub> =  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Condition		Value	<del></del>	Unit	Remarks
Parameter	Syllibol	Pili liaille	Condition	Min	Тур	Max	Offic	nemarks
Input capacitance	Cin	Other than Vcc and Vss	f = 1 MHz	_	5	15	pF	
	lcc	F F N	Vcc = 5.5 V FcH = 32 MHz FMP = 16 MHz Main clock mode (divided by 2)	_	13	17	mA	Flash memory product (except writing and erasing)
				_	33.5	39.5	mA	Flash memory product (at writing and erasing)
				_	15	21	mA	At A/D conversion
	Iccs	Vcc (External clock operation)	Vcc = 5.5 V Fch = 32 MHz FMP = 16 MHz Main sleep mode (divided by 2)	_	5.5	9	mA	
Power supply current*4	Iccı		Vcc = 5.5 V FcL = 32 kHz FMPL = 16 kHz Subclock mode (divided by 2) TA = +25 °C	_	65	153	μΑ	
	Iccls		Vcc = 5.5 V FcL = 32 kHz FMPL = 16 kHz Subsleep mode (divided by 2) TA = +25 °C	_	10	84	μΑ	
	Ісст		Vcc = 5.5 V FcL = 32 kHz Watch mode Main stop mode TA = +25°C	_	5	30	μΑ	

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

B	0 1	D'		00 - 0.	Value	, <b>v</b> 00 – <b>c</b>		A = -40°C to +85°C)
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	Іссмся	Voc	Vcc = 5.5 V Fcrh = 10 MHz Fmp = 10 MHz Main CR clock mode	_	8.6	_	mA	
	Iccscr	- Vcc	Vcc = 5.5 V Sub-CR clock mode (divided by 2) T <sub>A</sub> = +25 °C	_	110	410	μА	
	Ісстѕ	Vcc (External clock operation)	Vcc = 5.5 V Fch = 32 MHz Timebase timer mode TA = +25 °C	_	1.1	3	mA	
Power supply current*4	Іссн	operation)	Vcc = 5.5 V Substop mode T <sub>A</sub> = +25 °C	_	3.5	22.5	μΑ	Main stop mode for single clock selection
	ILVD		Current consumption for low-voltage detection circuit only	_	37	54	μА	
	Іспн	Vcc	Current consumption for the internal main CR oscillator	_	0.5	0.6	mA	
	Icrl		Current consumption for the internal sub-CR oscillator oscillating at 100 kHz	_	20	72	μΑ	

<sup>\*1:</sup> The input level of P04 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

<sup>\*2:</sup> P62 and P63 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.

 $<sup>^{*}3</sup>$ : P00 to P03, P07, PG1 and PG2 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.

- \*4: The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to a specified value. In addition, when both the low-voltage detection option and the internal CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the internal CR oscillators (ICRH, ICRL) and a specified value. In on-chip debug mode, the internal CR oscillator (ICRH) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.
  - See "4. AC Characteristics: (1) Clock Timing" for Fch and Fcl.
  - See "4. AC Characteristics: (2) Source Clock/Machine Clock" for FMP and FMPL.

### 4. AC Characteristics

### (1) Clock Timing


 $(Vcc = 2.4 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Downstan	Complete	Pin name	Condition		Value		I I m ! A	Domouleo	
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks	
	Fсн	X0, X1	_	1		16.25	MHz	When the main oscillation circuit is used	
		X0, HCLK1, HCLK2	X1 open	1		12	MHz	When the main external	
		X0, X1, HCLK1, HCLK2	_	1	1	32.5	MHz	clock is used	
		_		9.7	10	10.3	MHz	When the main internal	
				7.76	8	8.24	MHz	clock is used 3.3 V ≤ Vcc ≤ 5.5 V(-40 °C ≤ T <sub>A</sub> ≤ 40 °C)	
				0.97	1	1.03	MHz	2.4 V ≤ Vcc < 3.3 V(0 °C ≤ TA ≤ 40 °C)	
Clock frequency			_	9.55	10	10.45	MHz	When the main internal	
	Fсвн			7.64	8	8.36	MHz	clock is used	
				0.955	1	1.045	MHz	3.3 V ≤ Vcc ≤ 5.5 V (40 °C < T <sub>A</sub> ≤ 85 °C)	
				9.5	10	10.5	MHz	When the main internal	
				7.6	8	8.4	MHz	clock is used 2.4 V ≤ Vcc < 3.3 V	
				0.95	1	1.05	MHz	$(-40 \text{ °C} \le T_A < 0 \text{ °C}, 40 \text{ °C} < T_A \le 85 \text{ °C})$	
	FcL	X0A, X1A		_	32.768		kHz	When the main oscillation circuit is used	
	I CL	χολ, χτ <b>λ</b>		_	32.768	1	kHz	When the sub-external clock is used	
	Fcrl	_	_	50	100	200	kHz	When the sub-internal CR clock is used	
		X0, X1	_	61.5		1000	ns	When the main oscillation circuit is used	
Clock cycle time	thcyl	X0, HCLK1, HCLK2	X1 open	83.4		1000	ns	When the external clock is	
		X0, X1, HCLK1, HCLK2	_	30.8		1000	ns	used	
	tLCYL	X0A, X1A			30.5	_	μs	When the subclock is used	

(Continued)


 $(Vcc = 2.4 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks	
Parameter	Syllibol	Pili Ilaille	Condition	Min	Тур	Max	Oill	Hemarks	
	tw+1	X0, HCLK1, HCLK2	X1 open	33.4	_	_	ns	When the external clock is	
Input clock pulse width	twL1	X0, X1, HCLK1, HCLK2		12.4	_		ns	used, the duty ratio should range between 40% and 60%.	
	twH2 twL2	X0A			15.2		μs		
Input clock rise	tcn	X0, HCLK1, HCLK2	X1 open	_	_	5	ns	When the external clock is	
time and fall time	tcf	X0, X1 HCLK1, HCLK2		1	_	5	ns	used	
Internal CR	tcrhwk	_	_	_	_	80	μs	When the main internal CR clock is used	
oscillation start time	tcrlwk	_	_		_	10	μs	When the sub-internal CR clock is used	





• Figure of main clock input port external connection

When a crystal oscillator or When the external clock is used a ceramic oscillator is used (X1 is open)











• Figure of subclock input port external connection

When a crystal oscillator or a ceramic oscillator is used



When the external clock is used



#### (2) Source Clock/Machine Clock

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


Davamatav	Complete	Pin		Value		Unit	Domonto	
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks	
			61.5	_	2000	ns	When the main external clock is used Min: FcH = 32.5 MHz, divided by 2 Max: FcH = 1 MHz, divided by 2	
Source clock cycle time*1 (clock before	<b>t</b> sclk	_	100	_	1000	ns	When the main CR clock is used Min: Fcrh = 10 MHz Max: Fcrh = 1 MHz	
division)			_	61	_	μs	When the sub-oscillation clock is used FcL = 32.768 kHz, divided by 2	
			_	20	_	μs	When the sub-oscillation clock is used FCRL = 100 kHz, divided by 2	
	Fsp		0.5	_	16.25	MHz	When the main oscillation clock is used	
Source clock	1 58		1	_	10	MHz	When the main CR clock is used	
frequency		_	_	16.384	_	kHz	When the sub-oscillation clock is used	
	FSPL		_	50	_	kHz	When the sub-CR clock is used FCRL = 100 kHz, divided by 2	
				61.5	_	32000	ns	When the main oscillation clock is used Min: $F_{SP} = 16.25$ MHz, no division Max: $F_{SP} = 0.5$ MHz, divided by 16
Machine clock cycle time*2 (minimum	tmclk	ļ	100	_	16000	ns	When the main CR clock is used Min: F <sub>SP</sub> = 10 MHz Max: F <sub>SP</sub> = 1 MHz, divided by 16	
instruction execution time)	UNICER		61		976.5	μs	When the sub-oscillation clock is used Min: F <sub>SPL</sub> = 16.384 kHz, no division Max: F <sub>SPL</sub> = 16.384 kHz, divided by 16	
			20		320	μs	When the sub-CR clock is used Min: FSPL = 50 kHz, no division Max: FSPL = 50 kHz, divided by 16	
	Fмp		0.031	_	16.25	MHz	When the main oscillation clock is used	
Machine clock	I IVIF		0.0625	_	10	MHz	When the main CR clock is used	
frequency			1.024	_	16.384	kHz	When the sub-oscillation clock is used	
	FMPL	FMPL	3.125	_	50	kHz	When the sub-CR clock is used FCRL = 100 kHz	


<sup>\*1:</sup> This is the clock before it is divided according to the division ratio set by the machine clock division ratio selection bits (SYCC: DIV1 and DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio selection bits (SYCC: DIV1 and DIV0). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2



- \*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
  - Source clock (no division)
  - Source clock divided by 4
  - Source clock divided by 8
  - Source clock divided by 16






#### (3) External Reset

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40°C to +85°C)$ 

Parameter	Symbol Value		Unit	Remarks	
Parameter	Syllibol	Min	Max		
		2 tmcLK*1	_	ns	In normal operation
RSTX "L" level pulse width	<b>t</b> RSTL	Oscillation time of the oscillator*2+100	_	μs	In stop mode, subclock mode, sub-sleep mode, and watch mode
		100	_	μs	In timebase timer mode

<sup>\*1:</sup> See "(2) Source Clock/Machine Clock" for tmclk.


<sup>\*2:</sup> The oscillation time of an oscillator is the time that the amplitude reaches 90%. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.



#### (4) Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Value		Unit	Remarks
raiailletei	Symbol	Condition	Min	Max	Oilit	nemarks
Power supply rising time	t <sub>R</sub>	_	_	50	ms	
Power supply cutoff time	toff		1	_	ms	Wait time until power-on




#### (5) Peripheral Input Timing

(Vcc = 5.0 V $\pm$ 10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	Pin name	Value		Unit
Farameter	Symbol	Finitianie	Min	Max	Oille
Peripheral input "H" pulse width	tılıн	INT02 to INT07, EC0, EC1*2	2 <b>t</b> MCLK*1	_	ns
Peripheral input "L" pulse width	tıнıL	111102 10 111107, EOU, EOT	2 <b>t</b> MCLK*1	_	ns

<sup>\*1:</sup> See "(2) Source Clock/Machine Clock" for tmclk.

<sup>\*2:</sup> INT02, INT03, INT05, INT07 and EC1 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.



#### (6) LIN-UART Timing (Available in MB95F204H/F203H/F202H/F204K/F203K/F202K only)

Sampling is executed at the rising edge of the sampling  $clock^{*1}$ , and serial clock delay is disabled\*2. (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


Parameter	Symbol	Pin name	Condition	Va	lue	Unit
Parameter	Symbol	Fili lialile	Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		<b>5 t</b> мськ* <sup>3</sup>	_	ns
$SCK \downarrow \to SOT$ delay time	<b>t</b> sLovi	SCK, SOT	Internal clock operation output pin:	-95	+95	ns
Valid SIN → SCK ↑	tıvsнı	SCK, SIN	$C_L = 80 \text{ pF+1 TTL}$	tмськ*3+190	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	<b>t</b> shixi	SCK, SIN		0	_	ns
Serial clock "L" pulse width	<b>t</b> slsh	SCK		<b>3 t</b> мськ*3— <b>t</b> в	_	ns
Serial clock "H" pulse width	<b>t</b> shsl	SCK		<b>t</b> мськ* <sup>3</sup> +95	_	ns
$SCK \downarrow \to SOT$ delay time	tslove	SCK, SOT	External clock	_	2 tмськ*3+95	ns
Valid SIN → SCK ↑	tivshe	SCK, SIN	operation output pin:	190	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixe	SCK, SIN	C∟ = 80 pF+1 TTL	tмськ*3+95	_	ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	t <sub>R</sub>	SCK		_	10	ns

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

<sup>\*3:</sup> See "(2) Source Clock/Machine Clock" for tmclk.





Sampling is executed at the falling edge of the sampling  $clock^{*1}$ , and serial clock delay is disabled  $clock^{*2}$ . (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)


 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40°C to +85°C)$ 


Davamatav	Cumbal	Din nama	Condition	Va	Unit	
Parameter	Symbol	Pin name	Condition	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		<b>5 t</b> мськ* <sup>3</sup>	_	ns
SCK ↑→ SOT delay time	<b>t</b> shovi	SCK, SOT	Internal clock	-95	+95	ns
Valid SIN $ ightarrow$ SCK $\downarrow$	tıvsıı	SCK, SIN	operation output pin: C <sub>L</sub> = 80 pF+1 TTL	tмськ*3+190	_	ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	tslixi	SCK, SIN		0	_	ns
Serial clock "H" pulse width	tshsl	SCK		3 tмськ*3—tв	_	ns
Serial clock "L" pulse width	<b>t</b> slsh	SCK		tмськ*3+95		ns
SCK ↑→ SOT delay time	<b>t</b> shove	SCK, SOT	External clock	_	2 tмськ*3+95	ns
Valid SIN $ ightarrow$ SCK $\downarrow$	tivsle	SCK, SIN	operation output pin:	190	_	ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	<b>t</b> SLIXE	SCK, SIN	C <sub>L</sub> = 80 pF+1 TTL	tмськ*3+95	_	ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	<b>t</b> R	SCK		_	10	ns

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*2:</sup> The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

<sup>\*3:</sup> See "(2) Source Clock/Machine Clock" for tmclk.






Sampling is executed at the rising edge of the sampling  $clock^{*1}$ , and serial clock delay is enabled\*2. (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition	Va	Unit	
Parameter	Symbol	Pili lialile	Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		<b>5 t</b> мськ* <sup>3</sup>	_	ns
SCK ↑→ SOT delay time	tsноvі	SCK, SOT	Internal clock	-95	+95	ns
Valid SIN $ ightarrow$ SCK $\downarrow$	tıvsıı	SCK, SIN	operation output pin:	tмськ*3+190	_	ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	tslixi	SCK, SIN	C∟ = 80 pF+1 TTL	0	_	ns
$SOT  o SCK \downarrow delay\ time$	tsovli	SCK, SOT		_	4 t <sub>MCLK</sub> *3	ns

<sup>\*1:</sup> There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*3:</sup> See "(2) Source Clock/Machine Clock" for tmclk.



<sup>\*2:</sup> The serial clock delay function is a function that delays the output signal of the serial clock for half clock.


Sampling is executed at the falling edge of the sampling  $clock^{*1}$ , and serial clock delay is enabled\*2. (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Pin name	Condition	Va	Unit	
Parameter	Symbol	Finitianie	Condition	Min	Max	Onne
Serial clock cycle time	tscyc	SCK		<b>5 t</b> мcLκ* <sup>3</sup>	_	ns
$SCK \downarrow \to SOT$ delay time	<b>t</b> sLovi	SCK, SOT	Internal clock opera-	-95	+95	ns
Valid SIN → SCK ↑	tıvsнı	SCK, SIN	tion output pin:	tмськ*3+190	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	<b>t</b> shixi	SCK, SIN	C∟ = 80 pF+1 TTL	0	_	ns
$SOT \to SCK \uparrow delay time$	tsovні	SCK, SOT			4 tмськ*3	ns

<sup>\*1:</sup>There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

<sup>\*3:</sup> See " (2) Source Clock/Machine Clock" for tmclk.




<sup>\*2:</sup> The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

### (7) Low-voltage Detection

 $(Vss = 0.0 V, TA = -40^{\circ}C to +85^{\circ}C)$ 

Davamatan	Ob. a.l.		Value		11!4	Barrada
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Release voltage	$V_{DL+}$	2.52	2.7	2.88	V	At power supply rise
Detection voltage	V <sub>DL</sub>	2.42	2.6	2.78	V	At power supply fall
Hysteresis width	V <sub>HYS</sub>	70	100	_	mV	
Power supply start voltage	V <sub>off</sub>	_	_	2.3	V	
Power supply end voltage	Von	4.9	_	_	V	
Power supply voltage		1	_	_	μs	Slope of power supply that the reset release signal generates
change time (at power supply rise)	tr	_	3000	_	μs	Slope of power supply that the reset release signal generates within the rating (V <sub>DL+</sub> )
Power supply voltage		300	_	_	μs	Slope of power supply that the reset detection signal generates
change time (at power supply fall)	tf	_	300	_	μs	Slope of power supply that the reset detection signal generates within the rating (V <sub>DL-</sub> )
Reset release delay time	<b>t</b> d1	_	_	300	μs	
Reset detection delay time	<b>t</b> d2	_	_	20	μs	



### 5. A/D Converter

### (1) A/D Converter Electrical Characteristics


 $(Vcc = 4.0 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, TA = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


Doromotor	Cumbal		Value	Unit	Remarks		
Parameter	Symbol	Min Typ Max		Max	Unit	nemarks	
Resolution		_	_	10	bit		
Total error		-3	_	+3	LSB		
Linearity error	<u> </u>	-2.5	_	+2.5	LSB		
Differential linear error		-1.9	_	+1.9	LSB		
Zero transition voltage	Vот	Vss-1.5 LSB	Vss+0.5 LSB	Vss+2.5 LSB	V		
Full-scale transition voltage	V <sub>FST</sub>	Vcc-4.5 LSB	Vcc-2 LSB	Vcc+0.5 LSB	V		
Compare time		0.9	_	16500	μs	4.5 V ≤ Vcc ≤ 5.5 V	
Compare time	_	1.8	_	16500	μs	4.0 V ≤ Vcc < 4.5 V	
Sampling time		0.6	_	∞	μs	$\begin{array}{l} 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V},\\ \text{with external}\\ \text{impedance} < 5.4 \text{ k}\Omega \end{array}$	
Sampling time	_	1.2	_	∞	μs	$\begin{array}{l} 4.0 \text{ V} \leq \text{V}_{\text{CC}} \leq 4.5 \text{ V},\\ \text{with external}\\ \text{impedance} < 2.4 \text{ k}\Omega \end{array}$	
Analog input current	lain	-0.3	_	+0.3	μΑ		
Analog input voltage	Vain	Vss	_	Vcc	V		

#### (2) Notes on Using the A/D Converter

#### • External impedance of analog input and its sampling time

• The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.





#### • A/D conversion error

As IVcc-VssI decreases, the A/D conversion error increases proportionately.


#### (3) Definitions of A/D Converter Terms


Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

- Linearity error (unit: LSB)
  - It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000"  $\leftarrow$  > "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111"  $\leftarrow$  > "11 1111 1110") of the same device.
- Differential linear error (unit: LSB)
   It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.
- Total error (unit: LSB)

  It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.





### 6. Flash Memory Program/Erase Characteristics

Parameter		Value		Unit	Remarks
raidilletei	Min	Тур	Max	Oilit	nemarks
Chip erase time	_	1*1	15*²	s	00н programming time prior to erasure is excluded.
Byte programming time	_	32	3600	μs	System-level overhead is excluded.
Erase/program voltage	9.5	10	10.5	V	The erase/program voltage must be applied to the RSTX pin in erase/program.
Erase/program cycle	_	100000	_	cycle	
Power supply voltage at erase/ program	4.5	_	5.5	V	
Flash memory data retention time	20*3	_	1	year	Average T <sub>A</sub> = +85°C

<sup>\*1:</sup>  $T_A = +25$ °C,  $V_{CC} = 5.0 \text{ V}$ , 100000 cycles

<sup>\*2:</sup>  $T_A = +85$ °C,  $V_{CC} = 4.5$  V, 100000 cycles


<sup>\*3:</sup> This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test by using the Arrhenius equation with the average temperature being +85°C).

#### ■ SAMPLE ELECTRICAL CHARACTERISTICS


Icc - Vcc

TA=+25°C, FMP=2, 4, 8, 10, 16 MHz (divided by 2)


Power supply current-temperature




Ta=+25°C, FMP=2, 4, 8, 10, 16 MHz (divided by 2) Main sleep mode with the external clock operating




TA= $\pm$ 25°C, FMPL=16 kHz (divided by 2) Subclock mode with the external clock operating




Icc - TA
Vcc=5.5 V, FMP=10, 16 MHz (divided by 2)
Main clock mode with the external clock operating




ICCS - TA
VCC=5.5 V, FMP=10, 16 MHz (divided by 2)
Main sleep mode with the external clock operating





ICCL - TA
VCC=5.5 V, FMPL=16 kHz (divided by 2)
Subclock mode with the external clock operating




#### (Continued) Iccls - Vcc ICCLS - TA Ta=+25°C, FMPL=16 kHz (divided by 2) Vcc=5.5 V, FMPL=16 kHz (divided by 2) Subsleep mode with the external clock operating Subsleep mode with the external clock operating 100 75 75 lccLs[µA] IccLs[µA] 25 25 0 5 6 -50 +50 +100 +150 Ta[°C] Vcc[V] $\begin{array}{c} \text{ICCT - TA} \\ \text{V=}5.5 \text{ V, FMPL=}16 \text{ kHz (divided by 2)} \end{array}$ ICCT - VCC Ta=+25°C, FMPL=16 kHz (divided by 2) Clock mode with the external clock operating Clock mode with the external clock operating 100 75 75 |ccт[µA] <sup>02</sup> |ccт[µA] <sup>02</sup> 25 25 0 0 2 3 5 6 0 +50 -50 +100 +150 Vcc[V] Ta[°C] Icts - Vcc ICTS - TA Ta=+25°C, FMP=2, 4, 8, 10, 16 MHz (divided by 2) V=5.5 V, FMP=10, 16 MHz (divided by 2) Timebase timer mode with the external clock operating Timebase timer mode with the external clock operating 2.0 2.0 1.5 1.5 IcTs[mA] lcTs[mA] мр=16 MHz FMP=16 MHz FMP=10 MHz FMP=10 MHz Fмр=8 МНz 0.5 0.5 FмР=4 МНz FMP=2 MHz 0.0 0.0 4 5 6 0 +50 -50 +100 +150 Vcc[V] Ta[°C]









### **■ MASK OPTIONS**


No.	Part Number	MB95F204H MB95F203H MB95F202H MB95F214H MB95F213H MB95F212H	MB95F204K MB95F203K MB95F202K MB95F214K MB95F213K MB95F212K	
	Selection Method	Setting disabled	Setting disabled	
1	With low-voltage detection reset     Without low-voltage detection reset	Without low-voltage detection reset	With low-voltage detection reset	
2	Reset     With dedicated reset input     Without dedicated reset input	With dedicated reset input	Without dedicated reset input	

### **■ ORDERING INFORMATION**

Part Number	Package
MB95F204HP-G-SH-SNE2 MB95F204KP-G-SH-SNE2 MB95F203HP-G-SH-SNE2 MB95F203KP-G-SH-SNE2 MB95F202HP-G-SH-SNE2 MB95F202KP-G-SH-SNE2	24-pin plastic SDIP (DIP-24P-M07)
MB95F204HPF-G-SNE2 MB95F204KPF-G-SNE2 MB95F203HPF-G-SNE2 MB95F203KPF-G-SNE2 MB95F202HPF-G-SNE2 MB95F202KPF-G-SNE2	20-pin plastic SOP (FPT-20P-M09)
MB95F214HPH-G-SNE2 MB95F214KPH-G-SNE2 MB95F213HPH-G-SNE2 MB95F213KPH-G-SNE2 MB95F212HPH-G-SNE2 MB95F212KPH-G-SNE2	8-pin plastic DIP (DIP-8P-M03)
MB95F214HPF-G-SNE2 MB95F214KPF-G-SNE2 MB95F213HPF-G-SNE2 MB95F213KPF-G-SNE2 MB95F212HPF-G-SNE2 MB95F212KPF-G-SNE2	8-pin plastic SOP (FPT-8P-M08)


#### **■ PACKAGE DIMENSIONS**


24-pin plastic DIP	Lead pitch	1.778 mm
	Package width package length	6.40 mm 22.86 mm
	Sealing method	Plastic mold
	Mounting height	4.80 mm Max
(DIP-24P-M07)		



Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/


#### (Continued)






Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/


#### (Continued)






Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/

#### (Continued)







Please check the latest package dimensions at the following URL. http://edevice.fujitsu.com/package/en-search/

### ■ MAJOR REVISIONS IN THIS EDITION

Page	Section	Revision Details
_		Preliminary Data Sheet $\rightarrow$ Data Sheet
_	■PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING SERIAL PROGRAMMER	This section was deleted.
57 to 62	■SAMPLE ELECTRICAL CHARACTERISTICS	This is a new section.





### **FUJITSU MICROELECTRONICS LIMITED**

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan

Tel: +81-3-5322-3347 Fax: +81-3-5322-3387

http://jp.fujitsu.com/fml/en/

For further information please contact:

#### **North and South America**

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

#### **Europe**

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269

http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Business & Media Promotion Dept.