SNLS417A - MARCH 2013-REVISED APRIL 2013

#### www.ti.com

# 5MHz - 85MHz 24-bit Color FPD-Link III to FPD-Link Deserializer with Bidirectional Control Channel

Check for Samples: DS90UB928Q-Q1

#### **FEATURES**

- Bidirectional control channel interface with I2C compatible serial control bus
- Low EMI FPD-Link video output
- Supports high definition (720p) digital video format
- RGB888 + VS, HS, DE and I2S audio supported
- 5MHz 85MHz pixel clock support
- Up to 4 I2S Digital Audio outputs for surround sound applications
- 4 bidirectional GPIO channels with 2 dedicated pins
- Single 3.3V supply with 1.8V or 3.3V compatible LVCMOS I/O interface

- AC-coupled STP Interconnect up to 10 meters
- DC-balanced & scrambled Data with Embedded Clock
- · Adaptive cable equalization
- @SPEED Link BIST Mode and LOCK status pin
- Image Enhancement (White Balance & Dithering) and internal pattern generation
- Automotive grade product: AEC-Q100 Grade 2 qualified
- >8kV HBM and ISO 10605 ESD rating
- Backward compatible modes

#### **APPLICATIONS**

- Automotive Display for Navigation
- Rear Seat Entertainment Systems
- Automotive Driver Assistance
- Automotive Megapixel Camera Systems

#### **DESCRIPTION**

The DS90UB928Q-Q1 deserializer, in conjunction with a DS90UB925Q-Q1 or DS90UB927Q-Q1 serializer, provides a solution for distribution of digital video and audio within automotive infotainment systems. It converts a high-speed serialized interface with an embedded clock, delivered over a single signal pair (FPD-Link III), to four LVDS data/control streams, one LVDS clock pair (FPD-Link), and I2S audio data. The serial bus scheme, FPD-Link III, supports high speed forward channel data transmission and low speed full duplex back channel communication over a single differential link. Consolidation of audio, video data and control over a single differential pair reduces the interconnect size and weight, while also eliminating skew issues and simplifying system design.

Adaptive input equalization of the serial input stream provides compensation for transmission medium losses and deterministic jitter. EMI is minimized by the use of low voltage differential signaling.


With fewer wires to the physical interface of the display, the FPD-Link output with LVDS technology is ideal for high speed, low power, and low EMI data transfer.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **Applications Diagram**



#### DS90UB928Q-Q1 Pin Diagram




Figure 1. DS90UB928Q-Q1 — Top View



## **Pin Descriptions**

Pin Name	Pin #	I/O, Type	Description
FPD-Link Out	out Interface		
TxOUT[3:0]+	15, 19, 21, 23	O, LVDS	True LVDS Data Outputs Each pair requires external $100\Omega$ differential termination for standard LVDS levels
TxOUT[3:0]-	16, 20, 22, 24	O, LVDS	Inverting LVDS Data Outputs Each pair requires external $100\Omega$ differential termination for standard LVDS levels
TxCLKOUT+	17	O, LVDS	True LVDS Clock Output The pair requires external $100\Omega$ differential termination for standard LVDS levels
TxCLKOUT-	18	O, LVDS	Inverting LVDS Clock Output The pair requires external $100\Omega$ differential termination for standard LVDS levels
LVCMOS Inter	face		
MCLK I2S_WC I2S_CLK	11 10 8	O, LVCMOS	Digital Audio Interface I2S Master Clock, Word Clock and I2S Bit Clock Outputs I2S_WC and I2S_CLK are shared with GPIO_REG7 and GPIO_REG8
I2S_DA I2S_DB I2S_DC I2S_DD	7 3 37 36	O, LVCMOS	Digital Audio Interface I2S Data Outputs Shared with GPIO_REG6, GPIO_REG5, GPIO2, GPIO3
GPIO[1:0]	13, 14	I/O, LVCMOS w/ pull down	General Purpose IO
GPIO[3:2]	36, 37	I/O, LVCMOS w/ pull down	General Purpose I/O Shared with I2S_DD, I2S_DC
GPIO_REG[8 :5]	8, 10, 7, 3	I/O, LVCMOS w/ pull down	General Purpose I/O, register access only Shared with I2S_CLK, I2S_WC, I2S_DA, I2S_DB
INTB_IN	43	I, LVCMOS w/ pull down	Interrupt Input Shared with BISTC
Control and C	onfiguration		
PDB	1	I, LVCMOS	Power-down Mode Input Pin Must be driven or pulled up to $V_{DD33}$ . Refer to "Power Up Requirements and PDB Pin" in the Applications Information Section. PDB = H, device is enabled (normal operation) PDB = L, device is powered down When the device is in the powered down state, the LVDS and LVCMOS outputs are tri-state, the PLL is shutdown, and $I_{DD}$ is minimized. Control Registers are <b>RESET</b> .
SDA	4	I/O, Open Drain	I2C Data Input/Output Interface Must have an external pull-up to $V_{DD33}$ . <b>DO NOT FLOAT</b> Recommended pull-up: $4.7 k\Omega$
SCL	5	I/O, Open Drain	I2C Clock Input/Output Interface Must have an external pull-up to $V_{DD33}$ . <b>DO NOT FLOAT</b> Recommended pull-up: $4.7 k\Omega$
BISTEN	9	I, LVCMOS w/ pull down	BIST Enable Requires a 10kΩ pull-up if set HIGH
IDx	12	I, Analog	I2C Address Select External pull-up to $V_{DD33}$ is required under all conditions. <b>DO NOT FLOAT.</b> Connect to external pull-up to $V_{DD33}$ and pull-down to GND to create a voltage divider. See Table 6
MAPSEL	26	I, LVCMOS w/ pull down	FPD-Link Output Map Select MAPSEL = 0, LSBs on TxOUT3± (Default) MAPSEL = 1, MSBs on TxOUT3± Requires a 10kΩ pull-up if set HIGH
OEN	30	I, LVCMOS w/ pull down	Output Enable Requires a $10k\Omega$ pull-up if set HIGH See Table 1
LFMODE	32	I, LVCMOS w/ pull down	Low Frequency Mode Select LFMODE = 0, 15MHz $\leq$ TxCLKOUT $\leq$ 85MHz (Default) LFMODE = 1, 5MHz $\leq$ TxCLKOUT $<$ 15MHz Requires a 10kΩ pull-up if set HIGH
OSS_SEL	35	I, LVCMOS w/ pull down	Output Sleep State Select Requires a $10k\Omega$ pull-up if set HIGH See Table 1

## SNLS417A - MARCH 2013 - REVISED APRIL 2013




Pin Name	Pin #	I/O, Type	Description
BISTC	43	I, LVCMOS w/ pull down	BIST Clock Select Shared with INTB_IN Requires a 10kΩ pull-up if set HIGH
MODE_SEL	48	I, Analog	Device Configuration Select Configures Backwards Compatibility (BKWD), Repeater (REPEAT), I2S 4-channel (I2S_B), and Long Cable (LCBL) modes Connect to external pull-up to V <sub>DD33</sub> and pull-down to GND resistors to create a voltage divider. <b>DO NOT FLOAT</b> See Table 2
Status			
LOCK	27	O, LVCMOS	LOCK Status Output 0: PLL is unlocked, I2S, GPIO, TxOUT[3:0]±, and TxCLKOUT± are idle with output states controlled by OEN and OSS_SEL. May be used to indicate Link Status or Display Enable. 1: PLL is locked, outputs are active with output states controlled by OEN and OSS_SEL Route to test point or pad (Recommended). Float if unused.
PASS	28	O, LVCMOS	PASS Status Output 0: One or more errors were detected in the received BIST payload (BIST Mode) 1: Error-free transmission (BIST Mode) Route to test point or pad (Recommended). Float if unused.
FPD-Link III S	erial Interface		
RIN+	40	I/O, LVDS	FPD-Link III True Input The output must be AC-coupled with a 0.1µF capacitor
RIN-	41	I/O, LVDS	FPD-Link III Inverting Input The output must be AC-coupled with a 0.1µF capacitor
CMF	42	Analog	Common Mode Filter Requires a 0.1µF capacitor to GND
CMLOUTP	44	O, LVDS	True Loop-through Driver Output Monitor point for equalized forward channel differential signal
CMLOUTN	45	O, LVDS	Inverting Loop-through Driver Output Monitor point for equalized forward channel differential signal
Power and Gr	ound <sup>(1)</sup>		
VDD33_A VDD33_B	38 31	Power	3.3V Power to on-chip regulator Each pin requires a 4.7µF capacitor to GND
VDDIO	6	Power	1.8V/3.3V LVCMOS I/O Power Requires a 4.7µF capacitor to GND
GND	DAP	Ground	Large metal contact at the bottom center of the device package Connect to the ground plane (GND) with at least 9 vias
Regulator Ca	pacitor		
CAPI2S CAPLV25 CAPLV12 CAPR12 CAPP12	2 25 29 46 47	CAP	Decoupling capacitor connection for on-chip regulator Each requires a 4.7µF decoupling capacitor to GND
CAPL12	33	CAP	Decoupling capacitor connection for on-chip regulator Requires two 4.7μF decoupling capacitors to GND
Other	ı	•	,
RES[1:0]	39, 34	GND	Reserved Connect to GND

<sup>(1)</sup> The  $V_{DD}$  ( $V_{DD33}$  and  $V_{DDIO}$ ) supply ramp should be faster than 1.5 ms with a monotonic rise.




#### **Block Diagram**





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.





#### Absolute Maximum Ratings (1)

Supply Voltage – V <sub>DD33</sub> <sup>(2)</sup>	0.011.0	
	-0.3 to +4.0	V
Supply Voltage – V <sub>DDIO</sub> <sup>(2)</sup>	-0.3 to +4.0	V
LVCMOS I/O Voltage	-0.3 to (V <sub>DDIO</sub> + 0.3)	V
Deserializer Input Voltage	−0.3 to +2.75	V
Junction Temperature	+150	°C
Storage Temperature	-65 to +150	°C
48 LLP Package Maximum Power Dissipation Capacity at 25°C	•	
Derate above 25°C	1/ θ <sub>JA</sub>	°C/W
$\theta_{JA}$	26.4	°C/W
$\theta_{ m JC}$	4.4	°C/W
ESD Rating (IEC, powered-up only), $R_D = 330\Omega$ , $C_S = 150pF$	•	
Air Discharge (RIN±, CMLOUTP/CMLOUTN)	≥±15	kV
Contact Discharge (RIN±, CMLOUTP/CMLOUTN)	≥±8	kV
ESD Rating (ISO10605), $R_D = 330\Omega$ , $C_S = 150pF$		
Air Discharge RIN±, CMLOUTP/CMLOUTN)	≥±15	kV
Contact Discharge RIN±, CMLOUTP/CMLOUTN)	≥±8	kV
ESD Rating (ISO10605), $R_D = 2k\Omega$ , $C_S = 150pF$ or 330pF	,	
Air Discharge (RIN±, CMLOUTP/CMLOUTN)	≥±15	kV
Contact Discharge (RIN±, CMLOUTP/CMLOUTN)	≥±8	kV
ESD Rating (HBM)	≥±8	kV
ESD Rating (CDM)	≥±1.25	kV
ESD Rating (MM)	≥±250	V

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.
- (2) The DS90UB928Q-Q1V<sub>DD33</sub> and V<sub>DDIO</sub> voltages require a specific ramp rate during power up. The power supply ramp time must be less than 1.5ms with a monotonic rise

#### **Recommended Operating Conditions**

Parameter	Min	Nom	Max	Units
Supply Voltage (V <sub>DD33</sub> ) <sup>(1)</sup>	3.0	3.3	3.6	V
LVCMOS Supply Voltage (V <sub>DDIO</sub> ) <sup>(1)(2)</sup>	3.0	3.3	3.6	V
OR				
LVCMOS Supply Voltage (V <sub>DDIO</sub> ) <sup>(1)</sup>	1.71	1.8	1.89	V
Operating Free Air Temperature (T <sub>A</sub> )	-40	+25	+105	°C
PCLK Frequency (out of TxCLKOUT±)	5		85	MHz

<sup>(1)</sup> The DS90UB928Q-Q1V<sub>DD33</sub> and V<sub>DDIO</sub> voltages require a specific ramp rate during power up. The power supply ramp time must be less than 1.5ms with a monotonic rise

<sup>(2)</sup>  $V_{DDIO}$  should not exceed  $V_{DD33}$  by more than 300mV ( $V_{DDIO} < V_{DD33} + 0.3V$ 

www.ti.com

SNLS417A - MARCH 2013-REVISED APRIL 2013

#### **Recommended Operating Conditions (continued)**

Parameter	Min	Nom	Max	Units
Supply Noise <sup>(3)</sup>			100	$mV_{P-P}$

(3) Supply noise testing was done with minimum capacitors on the PCB. A sinusoidal signal is AC coupled to the V<sub>DD33</sub> and V<sub>DDIO</sub> supplies with amplitude >100 mVp-p measured at the device VDD33 and VDDIO pins. Bit error rate testing of input to the Ser and output of the Des with 10 meter cable shows no error when the noise frequency on the Ser is less than 50MHz. The Des on the other hand shows no error when the noise frequency is less than 50 MHz.



#### **DC Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified. (1) (2) (3)

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units	
3.3V LVCM	os I/O							
V <sub>IH</sub>	High Level Input Voltage	0.01/1-0.01/	GPIO[3:0],	2.0		$V_{DDIO}$	V	
V <sub>IL</sub>	Low Level Input Voltage	$V_{\rm DDIO} = 3.0 \text{V to } 3.6 \text{V}$	REG_GPIO[8: 5], LFMODE,	GND		0.8	V	
I <sub>IN</sub>	Input Current	$V_{IN} = 0V \text{ or } V_{IN} = 3.0V \text{ to } 3.6V$	MAPSEL, BISTEN, BISTC, INTB_IN, OEN, OSS_SEL	-10	±1	+10	μА	
$V_{IH}$	High Level Input Voltage			2.0		$V_{DDIO}$	V	
$V_{IL}$	Low Level Input Voltage		<sup>(4)</sup> PDB	GND		0.7	V	
I <sub>IN</sub>	Input Current	$V_{IN} = 0V \text{ or } V_{IN} = 3.0V \text{ to } 3.6V$	, 55	-10	±1	+10	μA	
$V_{OH}$	HIGH Level Output Voltage	$I_{OH} = -4mA$	GPIO[3:0],	2.4		$V_{DDIO}$	V	
$V_{OL}$	LOW Level Output Voltage	$I_{OL} = +4mA$	REG_GPIO[8: 5], MCLK,	0		0.4	V	
los	Output Short Circuit Current	V <sub>OUT</sub> = 0V <sup>(5)</sup>	I2S_WC,		-55		mA	
I <sub>OZ</sub>	TRI-STATE® Output Current	$V_{OUT} = 0V \text{ or } V_{DDIO}, PDB = L$	I2S_CLK, I2S_D[A:D], LOCK, PASS	-20		+20	μA	
1.8V LVCM	os I/O							
$V_{IH}$	High Level Input Voltage	V 4.74\/ to 4.90\/	GPIO[3:0], REG_GPIO[8:	0.65 * V <sub>DDIO</sub>		V <sub>DDIO</sub>	٧	
$V_{IL}$	Low Level Input Voltage	V <sub>DDIO</sub> = 1.71V to 1.89V	5], LFMODE, MAPSEL, BISTEN		0		0.35 * V <sub>DDIO</sub>	V
I <sub>IN</sub>	Input Current	$V_{IN} = 0V \text{ or } V_{IN} = 1.71V \text{ to}$ 1.89V	BISTC, INTB_IN, OEN, OSS_SEL	-10		10	μА	
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -4mA	GPIO[3:0], REG_GPIO[8:	V <sub>DDIO</sub> - 0.45		V <sub>DDIO</sub>	V	
V <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = +4mA$	5], MCLK, 12S_WC,	0		0.45	V	
Ios	Output Short Circuit Current	$V_{OUT} = 0V^{(5)}$	I2S_CLK,		-35		mA	
l <sub>OZ</sub>	TRI-STATE® Output Current	$V_{OUT} = 0V \text{ or } V_{DDIO}, PDB = L,$	I2S_D[A:D], LOCK, PASS	-20		20	μA	
FPD-Link L	VDS Output			1		1		
V <sub>OD</sub>	Output Voltage Swing (single-ended)			350	450	600	mV	
$V_{\text{ODp-p}}$	Differential Output Voltage	B 4000			900		mV	
$\Delta V_{OD}$	Output Voltage Unbalance	$R_L = 100\Omega$	TxCLK±, TxOUT[3:0]±		1	50	mV	
V <sub>OS</sub>	Common Mode Voltage			1.0	1.2	1.5	V	
$\Delta V_{OS}$	Offset Voltage Unbalance				1	50	mV	
los	Output Short Circuit Current	V <sub>OUT</sub> = GND			-5		mA	
l <sub>OZ</sub>	Output TRI-STATE® Current	OEN = GND, $V_{OUT} = V_{DDIO}$ or GND, $0.8V \le V_{IN} \le 1.6V$		-500		500	μΑ	
FPD-LINK I	II Receiver	·	1	1		1	1	

<sup>(1)</sup> The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated

<sup>(2)</sup> Typical values represent most likely parametric norms at V<sub>DD33</sub> = 3.3V, V<sub>DDIO</sub> = 1.8V or 3.3V, Ta = +25 degC, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

<sup>(3)</sup> Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except V<sub>OD</sub> and ΔV<sub>OD</sub>, which are differential voltages.

<sup>(4)</sup> PDB is specified to 3.3V LVCMOS only and must be driven or pulled up to V<sub>DD33</sub> or to V<sub>DDIO</sub> ≥ 3.0V

<sup>(5)</sup> I<sub>OS</sub> is not specified for an indefinite period of time. Do not hold in short circuit for more than 500ms or part damage may result



## **DC Electrical Characteristics (continued)**

Over recommended operating supply and temperature ranges unless otherwise specified. (1) (2) (3)

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
V <sub>TH</sub>	Input Threshold High					50	mV
$V_{TL}$	Input Threshold Low	V <sub>CM</sub> = 2.1V (Internal V <sub>BIAS</sub> )		-50			mV
V <sub>ID</sub>	Input Differential Threshold		RIN±			100	mV
V <sub>CM</sub>	Common-mode Voltage				2.1		V
R <sub>T</sub>	Internal Termination Resistance (Differential)			80	100	120	Ω
Loop-Throu	gh Monitor Output						
V <sub>ODp-p</sub>	Differential Output Voltage	$R_L = 100\Omega$	CMLOUTP, CMLOUTN		360		mV
Supply Curi	rent						
I <sub>DD1</sub>			V <sub>DD33</sub> = 3.6V		190	250	mA
		Checkerboard Pattern	$V_{DDIO} = 3.6V$		0.1	1	mA
I <sub>DDIO1</sub>	Supply Current		$V_{DDIO} = 1.89V$		0.1	1	mA
I <sub>DD2</sub>	$R_L = 100\Omega$ , PCLK = 85MHz		V <sub>DD33</sub> = 3.6V		185		mA
		Random Pattern	$V_{DDIO} = 3.6V$		0.1		mA
I <sub>DDIO2</sub>			$V_{DDIO} = 1.89V$		0.1		mA
I <sub>DDZ</sub>			$V_{DD33} = 3.6V$		3	8	mA
	Supply Current — Power Down	PDB = 0V, All other LVCMOS inputs = 0V	$V_{DDIO} = 3.6V$		100	500	μΑ
I <sub>DDIOZ</sub>		pa.o = 0 v	$V_{DDIO} = 1.89V$		50	250	μΑ



#### **AC Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified. (1) (2) (3)

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
GPIO			-		•	1	
t <sub>GPIO,FC</sub>	GPIO Pulse Width, Forward Channel		(4)GPIO[3:0], PCLK = 5MHz to 85MHz	>2/PCLK			s
t <sub>GPIO,BC</sub>	GPIO Pulse Width, Back Channel	(4)	GPIO[3:0]	20			μs
Reset							
t <sub>LRST</sub>	PDB Reset Low Pulse	(4)	PDB	2			ms
Loop-Thro	ugh Monitor Output						
E <sub>W</sub>	Differential Output Eye Opening Width	$R_L = 100\Omega$ , Jitter freq > f/40	RIN±		>0.4		UI
E <sub>H</sub>	Differential Output Eye Height				>300		mV
FPD-Link I	_VDS Output						
t <sub>TLHT</sub>	Low to High Transition Time	$R_L = 100\Omega$	TxCLK±,		0.25	0.5	ns
t <sub>THLT</sub>	High to Low Transition Time	-	TxOUT[3:0]±		0.25	0.5	ns
t <sub>DCCJ</sub>	Cycle-to-Cycle Output Jitter	PCLK = 5MHz	TxCLK±		170	275	ps
		PCLK = 85MHz			35	55	
t <sub>TTPn</sub>	Transmitter Pulse Position	5MHz≤PCLK≤85MHz n=[6:0] for bits [6:0] See Figure 14	TxOUT[3:0]±		0.5 + n		UI
$\Delta t_{TTP}$	Offset Transmitter Pulse Position (bit 6 - bit 0)	PCLK = 85MHz			<0.1		UI
t <sub>DD</sub>	Delay Latency				147*T		Т
t <sub>TPDD</sub>	Power Down Delay Active to OFF				900		μs
t <sub>TXZR</sub>	Enable Delay OFF to Active				6		ns
FPD-Link I	II Input						
t <sub>DDLT</sub>	Lock Time <sup>(4)</sup>	5MHz≤PCLK≤85MHz	RIN±, LOCK		6	40	ms
LVCMOS	Outputs						
t <sub>CLH</sub>	Low to High Transition Time	$C_L = 8pF$	LOCK, PASS		3	7	ns
t <sub>CHL</sub>	High to Low Transition Time				2	5	ns
BIST Mode							
t <sub>PASS</sub>	BIST PASS Valid Time		PASS		800		ns
I2S Transr	nitter						
tJ	Clock Output Jitter		MCLK		2		ns
T <sub>I2S</sub>	I2S Clock Period Figure 11, <sup>(4) (5)</sup>	PCLK=5MHz to 85MHz	I2S_CLK, PCLK = 5MHz to 85MHz		>2/PCL K or >77		ns
T <sub>HC</sub>	I2S Clock High Time Figure 11, <sup>(5)</sup>		I2S_CLK	0.35			T <sub>I2S</sub>
T <sub>LC</sub>	I2S Clock Low Time Figure 11, <sup>(5)</sup>		I2S_CLK	0.35			T <sub>I2S</sub>

<sup>(1)</sup> The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

(4) Specification is guaranteed by design and is not tested in production

Submit Documentation Feedback

Copyright © 2013, Texas Instruments Incorporated

<sup>(2)</sup> Typical values represent most likely parametric norms at V<sub>DD33</sub> = 3.3V, V<sub>DDIO</sub> = 1.8V or 3.3V, Ta = +25 degC, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

<sup>(3)</sup> Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except V<sub>OD</sub> and ΔV<sub>OD</sub>, which are differential voltages.

<sup>(5)</sup> I2S specifications for t<sub>LC</sub> and t<sub>HC</sub> pulses must each be greater than 1 PCLK period to guarantee sampling and supersedes the 0.35\*T<sub>I2S\_CLK</sub> requirement. t<sub>LC</sub> and t<sub>HC</sub> must be longer than the greater of either 0.35\*T<sub>I2S\_CLK</sub> or 2\*PCLK



## **AC Electrical Characteristics (continued)**

Over recommended operating supply and temperature ranges unless otherwise specified. (1) (2) (3)

	- 117	0 1111	D: /=		_		
Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
t <sub>sr</sub>	I2S Set-up Time		I2S_WC I2S_D[A:D]	0.2			T <sub>I2S</sub>
t <sub>hr</sub>	I2S Hold Time		I2S_WC I2S_D[A:D]	0.2			T <sub>I2S</sub>

Copyright © 2013, Texas Instruments Incorporated



#### **Recommended Timing for the Serial Control Bus**

Over 3.3V supply and temperature ranges unless otherwise specified. (1) (2)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
f <sub>SCL</sub>	CCI Clash Francisco	Standard Mode	0		100	kHz
	SCL Clock Frequency	Fast Mode	0		400	kHz
$t_{LOW}$	CCL Law Davied	Standard Mode	4.7			μs
	SCL Low Period	Fast Mode	1.3			μs
t <sub>HIGH</sub>	SCL High Period	Standard Mode	4.0			μs
	SCL High Period	Fast Mode	0.6			μs
t <sub>HD;STA</sub>	Hold time for a start or a	Standard Mode	4.0			μs
	repeated start condition	Fast Mode	0.6			μs
t <sub>SU:STA</sub>	Set Up time for a start or a	Standard Mode	4.7			μs
	repeated start condition (3)	Fast Mode	0.6			μs
t <sub>HD;DAT</sub>	Data Hold Time	Standard Mode	0		3.45	μs
	(3)	Fast Mode	0		0.9	μs
t <sub>SU;DAT</sub>	Data Set Up Time	Standard Mode	250			ns
	(3)	Fast Mode	100			ns
t <sub>SU;STO</sub>	Set Up Time for STOP	Standard Mode	4.0			μs
	Condition (3)	Fast Mode	0.6			μs
	Bus Free Time	Standard Mode	4.7			μs
t <sub>BUF</sub>	Between STOP and START	Fast Mode	1.3			μs
	SCL & SDA Rise Time,	Standard Mode			1000	ns
t <sub>r</sub>	(3)	Fast Mode			300	ns
	SCL & SDA Fall Time,	Standard Mode			300	ns
t <sub>f</sub>	(3)	Fast mode			300	ns

<sup>(1)</sup> The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

<sup>(2)</sup> Typical values represent most likely parametric norms at V<sub>DD33</sub> = 3.3V, V<sub>DDIO</sub> = 1.8V or 3.3V, Ta = +25 degC, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

<sup>(3)</sup> Specification is guaranteed by design and is not tested in production



#### DC and AC Serial Control Bus Characteristics

Over 3.3V supply and temperature ranges unless otherwise specified. (1) (2) (3)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	Input High Level	SDA and SCL	0.7* V <sub>DDIO</sub>		V <sub>DD33</sub>	V
V <sub>IL</sub>	Input Low Level Voltage	SDA and SCL	GND		0.3* V <sub>DD33</sub>	V
$V_{HY}$	Input Hysteresis			>50		mV
V <sub>OL</sub>		SDA or SCL, IOL = 1.25mA	0		0.36	V
I <sub>in</sub>		SDA or SCL, Vin = V <sub>DDIO</sub> or GND	-10		+10	μA
t <sub>R</sub>	SDA RiseTime – READ	CDA DDIL 401-0 Ch < 400-5 Figure 40		430		ns
t <sub>F</sub>	SDA Fall Time – READ	SDA, RPU = $10k\Omega$ , Cb $\leq 400pF$ , Figure 10		20		ns
t <sub>SU;DAT</sub>	Set Up Time — READ	Figure 10		560		ns
t <sub>HD;DAT</sub>	Hold Up Time — READ	Figure 10		615		ns
t <sub>SP</sub>	Input Filter			50		ns
C <sub>in</sub>	Input Capacitance	SDA or SCL		<5		pF

- (1) The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.
- (2) Typical values represent most likely parametric norms at V<sub>DD33</sub> = 3.3V, V<sub>DDIO</sub> = 1.8V or 3.3V, Ta = +25 degC, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.
- (3) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except V<sub>OD</sub> and ΔV<sub>OD</sub>, which are differential voltages.

#### **AC Timing Diagrams and Test Circuits**




Figure 2. Checkerboard Data Pattern




Figure 3. CML Output Driver






Figure 4. LVCMOS Transition Times




Figure 5. Latency Delay




Figure 6. FPD-Link & LVCMOS Power Down Delay




Figure 7. FPD-Link Outputs Enable Delay






Figure 8. CML PLL Lock Time



GND -----

Figure 9. FPD-Link III Receiver DC  $V_{TH}/V_{TL}$  Definition




Figure 10. Output Data Valid (Setup and Hold) Times







Figure 11. Output State (Setup and Hold) Times



**Figure 12. Input Transition Times** 




Figure 13. FPD-Link Single-ended and Differential Waveforms






Figure 14. FPD-Link Transmitter Pulse Positions




Figure 15. Receiver Input Jitter Tolerance




Figure 16. BIST PASS Waveform




Figure 17. Serial Control Bus Timing Diagram



#### **Functional Description**

The DS90UB928Q-Q1 receives a 35-bit symbol over a single serial FPD-Link III pair operating at up to 2.975 Gbps line rate and converts this stream into an FPD-Link Interface (4 LVDS data channels + 1 LVDS Clock). The FPD-Link III serial stream contains an embedded clock, video control signals, and the DC-balanced video data and audio data which enhance signal quality to support AC coupling.

The DS90UB928Q-Q1 deserializer attains lock to a data stream without the use of a separate reference clock source, which greatly simplifies system complexity and overall cost. The deserializer also synchronizes to the serializer regardless of the data pattern, delivering true automatic "plug and lock" performance. It can lock to the incoming serial stream without the need of special training patterns or sync characters. The deserializer recovers the clock and data by extracting the embedded clock information, validating then deserializing the incoming data stream.

The DS90UB928Q-Q1 deserializer incorporates an I2C compatible interface. The I2C compatible interface allows programming of serializer or deserializer devices from a local host controller. In addition, the devices incorporate a bidirectional control channel (BCC) that allows communication between serializer/deserializer as well as remote I2C slave devices.

The bidirectional control channel (BCC) is implemented via embedded signaling in the high-speed forward channel (serializer to deserializer) combined with lower speed signaling in the reverse channel (deserializer to serializer). Through this interface, the BCC provides a mechanism to bridge I2C transactions across the serial link from one I2C bus to another. The implementation allows for arbitration with other I2C compatible masters at either side of the serial link.

The DS90UB928Q-Q1 deserializer is intended for use with DS90UB925Q-Q1 or DS90UB927Q-Q1 serializers, but is also backward compatible with DS90UR905Q and DS90UR907Q FPD-Link II serializers.

#### HIGH SPEED FORWARD CHANNEL DATA TRANSFER

The High Speed Forward Channel is composed of a 35-bit frame containing video data, sync signals, I2C, and I2S audio transmitted from serializer to deserializer. Figure 18 illustrates the serial stream PCLK cycle. This data payload is optimized for signal transmission over an AC coupled link. Data is randomized, DC-balanced and scrambled.



Figure 18. FPD-Link III Serial Stream

The device supports pixel clock ranges of 5MHz to 15MHz (LFMODE=1) and 15MHz to 85MHz (LFMODE=0). This corresponds to an application payload rate range of 155Mbps to 2.635Gbps, with an actual line rate range of 525Mbps to 2.975Gbps.

#### LOW SPEED BACK CHANNEL DATA TRANSFER

The Low-Speed Back Channel of the DS90UB928Q-Q1 provides bidirectional communication between the display and host processor. The back channel control data is transferred over the single serial link along with the high-speed forward data, DC balance coding and embedded clock information. Together, the forward channel and back channel for the bidirectional control channel (BCC). This architecture provides a backward path across the serial link together with a high speed forward channel. The back channel contains the I2C, CRC and 4 bits of standard GPIO information with 10 Mbps line rate.

#### **BACKWARD COMPATIBLE MODE**

The DS90UB928Q-Q1 is also backward compatible to the DS90UR905Q and DS90UR907Q for PCLK frequencies ranging from 15MHz to 65MHz. The deserializer receives 28-bits of data over a single serial FPD-Link II pair operating at a payload rate of 120Mbps to 1.8Gbps, corresponding to a line rate of 140Mbps to 2.1Gbps. The Backward Compatibility configuration can be selected through the MODE\_SEL pin or programmed through the device control registers (Table 7). The bidirectional control channel, bidirectional GPIOs, I2S, and interrupt (INTB) are not active in this mode. However, local I2C access to the serializer is still available. Note: PCLK frequency range in this mode is 15MHz to 65MHz for LFMODE=0 and 5MHZ to <15MHz for LFMODE=1.

www.ti.com

#### INPUT EQUALIZATION

An FPD-Link III input adaptive equalizer provides compensation for transmission medium losses and reduces medium-induced deterministic jitter. It equalizes up to 10m STP cables with 3 connection breaks at maximum serializer stream payload rate of 2.975 Gbps.

The adaptive equalizer may be set to a Long Cable Mode (LCBL), using the MODE\_SEL pin (Table 2). This mode is typically used with longer cables where it may be desirable to start adaptive equalization from a higher default gain. In this mode, the device attempts to lock from a minimum floor AEQ value, defined by a value stored in the control registers (Table 7).

#### **COMMON MODE FILTER PIN (CMF)**

The deserializer provides access to the center tap of the internal CML termination. A 0.1µF capacitor must be connected from this pin to GND for additional common-mode filtering of the differential pair (Figure 38). This increases noise rejection capability in high-noise environments.

#### POWER DOWN (PDB)

The deserializer has a PDB input pin to ENABLE or POWER DOWN the device. This pin may be controlled by an external device, or through  $V_{DDIO}$ , where  $V_{DDIO} = 3.0 \text{V}$  to 3.6 V or  $V_{DD33}$ . To save power, disable the link when the display is not needed (PDB = LOW). Ensure that this pin is not driven HIGH before  $V_{DD33}$  and  $V_{DDIO}$  have reached final levels. When PDB is driven low, ensure that the pin is driven to 0V for at least 1.5ms before releasing or driving high (See Recommended Operating Conditions). In the case where PDB is pulled up to  $V_{DDIO} = 3.0 \text{V}$  to 3.6 V or  $V_{DD33}$  directly, a  $10 \text{k}\Omega$  pull-up resistor and a  $>10 \text{k}\Gamma$  capacitor to ground are required (See Figure 38).

Toggling PDB low will POWER DOWN the device and RESET all control registers to default. During this time, PDB must be held low for a minimum of 2ms (See AC Electrical Characteristics).

#### **VIDEO CONTROL SIGNALS**

The video control signal bits embedded in the high-speed FPD-Link LVDS are subject to certain limitations relative to the video pixel clock period (PCLK). By default, the device applies a minimum pulse width filter on these signals to help eliminate spurious transitions.

Normal Mode Control Signals (VS, HS, DE) have the following restrictions:

- Horizontal Sync (HS): The video control signal pulse width must be 3 PCLKs or longer when the Control Signal Filter (register bit 0x03[4]) is enabled (default). Disabling the Control Signal Filter removes this restriction (minimum is 1 PCLK). See Table 7. HS can have at most two transitions per 130 PCLKs.
- Vertical Sync (VS): The video control signal pulse is limited to 1 transition per 130 PCLKs. Thus, the minimum pulse width is 130 PCLKs.
- Data Enable Input (DE): The video control signal pulse width must be 3 PCLKs or longer when the Control Signal Filter (register bit 0x03[4]) is enabled (default). Disabling the Control Signal Filter removes this restriction (minimum is 1 PCLK). See Table 7. DE can have at most two transitions per 130 PCLKs.

#### **EMI REDUCTION FEATURES**

#### LVCMOS VDDIO OPTION

The 1.8/3.3V LVCMOS inputs and outputs are powered from a separate VDDIO supply pin to offer compatibility with external system interface signals. Note: When configuring the  $V_{DDIO}$  power supplies, all the single-ended control input pins (except PDB) for device need to scale together with the same operating  $V_{DDIO}$  levels. If  $V_{DDIO}$  is selected to operate in the 3.0V to 3.6V range,  $V_{DDIO}$  must be operated within 300mV of  $V_{DD33}$  (See Recommended Operating Conditions).

#### SERIAL LINK FAULT DETECT

The DS90UB928Q-Q1 can detect fault conditions in the FPD-Link III interconnect. If a fault condition occurs, the Link Detect Status is 0 (cable is not detected) on bit 0 of address 0x0C (Table 7). The device will detect any of the following conditions:

- 1. Cable open
- 2. "RIN+" to "-" short



- 3. "RIN+" to GND short
- 4. "RIN-" to GND short
- 5. "RIN+" to battery short
- 6. "RIN-" to battery short
- 7. Cable is linked incorrectly (RIN+/RIN- connections reversed)

Note: The device will detect any of the above conditions, but does not report specifically which one has occurred.

#### OSCILLATOR OUTPUT

The deserializer provides an optional TxCLKOUT± output when the input clock (serial stream) has been lost. This is based on an internal oscillator and may be controlled from register 0x02, bit 5 (OSC Clock Output Enable) Table 7.

#### **CLOCK AND OUTPUT STATUS**

When PDB is driven HIGH, the CDR PLL begins locking to the serial input and LOCK is TRI-STATE or LOW (depending on the value of the OEN setting). After the deserializer completes its lock sequence to the input serial data, the LOCK output is driven HIGH, indicating valid data and clock recovered from the serial input is available on the LVCMOS and LVDS outputs. The State of the outputs is based on the OEN and OSS\_SEL setting (Table 1) or register bit (Table 7).

Inputs Outputs TxCLKOUT/TxO Serial PDB **OEN** OSS\_SEL LOCK **PASS** Data/GPIO/I2S Input UT[3:0] Ζ Z Χ L Χ Χ Ζ Ζ Χ Н L L L or H L L L Z Χ Н L Н L or H Ζ Ζ L/OSC (Register L Static Н Η L L L EN) L Н Н Н L Static **Previous Status** L L Active Н Н Valid Valid Active Н Н Н Н Valid

**Table 1. Output State Table** 

#### FPD-LINK INPUT FRAME AND COLOR BIT MAPPING SELECT

The DS90UB928Q-Q1 can be configured to output 24-bit color (RGB888) or 18-bit color (RGB666) with 2 different mapping schemes, shown in Figure 19, or MSBs on TxOUT[3], shown in Figure 20. Each frame corresponds to a single pixel clock (PCLK) cycle. The LVDS clock output from TxCLKOUT± follows a 4:3 duty cycle scheme, with each 28-bit pixel frame starting with two LVDS bit clock periods high, three low, and ending with two high. The mapping scheme is controlled by MAPSEL pin or by Register (Table 7).






Figure 19. 24-bit Color FPD-Link Mapping: LSBs on TxOUT3 (MAPSEL=L)




Figure 20. 24-bit ColorFPD-Link Mapping: MSBs on TxOUT3 (MAPSEL=H)




Figure 21. 18-bit Color FPD-Link Mapping (MAPSEL = L)






Figure 22. 18-bit Color FPD-Link Mapping (MAPSEL = H)

#### LOW FREQUENCY OPTIMIZATION (LFMODE)

The LFMODE is set via register (Table 7) or by the LFMODE Pin. This mode optimizes device operation for lower input data clock ranges supported by the serializer. If LFMODE is Low (LFMODE=0, default), the TxCLKOUT± PCLK frequency is between 15MHz and 85MHz. If LFMODE is High (LFMODE=1), the TxCLKOUT± frequency is between 5 MHz and <15 MHz. Note: when the device LFMODE is changed, a PDB reset is required. When LFMODE is high (LFMODE=1), the line rate relative to the input data rate is multiplied by four. Thus, for the operating range of 5MHz to <15MHz, the line rate is 700Mbps to <2.1Gbps with an effective data payload of 175Mbps to 525Mbps. Note: for Backwards Compatibility Mode (BKWD=1), the line rate relative to the input data rate remains the same.

#### **INTERRUPT PIN (INTB)**

- 1. On the serializer, set register (ICR) 0xC6[5] = 1 and 0xC6[0] = 1 (Table 7) to configure the interrupt.
- 2. On the serializer, read from ISR register 0xC7 to arm the interrupt for the first time.
- 3. When INTB\_IN is set LOW, the INTB pin on the serializer also pulls low, indicating an interrupt condition.
- 4. The external controller detects INTB = LOW and reads the ISR register (Table 7) to determine the interrupt source. Reading this register also clears and resets the interrupt.

#### MODE SELECT (MODE\_SEL)

Device configuration may be done via the MODE\_SEL pin or via register (Table 7). A pull-up resistor and a pull-down resistor of suggested values may be used to set the voltage ratio of the MODE\_SEL input (VR4) and  $V_{DD33}$  to select one of the 9 possible selected modes. See Figure 20 and Table 2.




Figure 23. MODE\_SEL Connection Diagram



#### Table 2. Configuration Select (MODE\_SEL)

#	Ideal Ratio (V <sub>R4</sub> /V <sub>DD33</sub> )	Ideal V <sub>R4</sub> (V)	Suggested Resistor R <sub>3</sub> (kΩ, 1% tol)	Suggested Resistor R <sub>4</sub> (kΩ, 1% tol)	REPEAT	BKWD	I2S_B	LCBL
1	0	0	OPEN	40.2	L	L	L	L
2	0.120	0.397	294	40.2	L	L	Н	L
3	0.164	0.540	255	49.9	Н	L	L	L
4	0.223	0.737	267	76.8	Н	L	Н	L
5	0.286	0.943	255	102	L	L	L	Н
6	0.365	1.205	226	130	L	L	Н	Н
7	0.446	1.472	205	165	Н	L	L	Н
8	0.541	1.786	162	191	Н	L	Н	Н
9	0.629	2.075	124	210	L	Н	L	L

#### GENERAL-PURPOSE I/O

#### **GPIO[3:0]**

In normal operation, GPIO[3:0] may be used as general purpose IOs in either forward channel (outputs) or back channel (inputs) mode. GPIO modes may be configured from the registers (Table 7). GPIO[1:0] are dedicated pins and GPIO[3:2] are shared with I2S\_DC and I2S\_DD respectively. Note: if the DS90UB928Q-Q1 is paired with a DS90UB925Q-Q1 serializer, the devices must be configured into 18-bit mode to allow usage of GPIO pins on the serializer. To enable 18-bit mode, set serializer register 0x12[2] = 1. 18-bit mode will be auto-loaded into the deserializer from the serializer. See Table 3 for GPIO enable and configuration.

**Table 3. GPIO Enable and Configuration** 

Description	Device	Forward Channel	Back Channel
GPIO3	DS90UB925Q- Q1/DS90UB927Q-Q1	0x0F = 0x03	0x0F = 0x05
	DS90UB928Q-Q1	0x1F = 0x05	0x1F = 0x03
GPIO2	DS90UB925Q- Q1/DS90UB927Q-Q1	0x0E = 0x30	0x0E = 0x50
	DS90UB928Q-Q1	0x1E = 0x50	0x1E = 0x30
GPIO1	DS90UB925Q- Q1/DS90UB927Q-Q1	0x0E = 0x03	0x0E = 0x05
	DS90UB928Q-Q1	0x1E = 0x05	0x1E = 0x03
GPIO0	DS90UB925Q- Q1/DS90UB927Q-Q1	0x0D = 0x03	0x0D = 0x05
	DS90UB928Q-Q1	0x1D = 0x05	0x1D = 0x03

The input value present on GPIO[3:0] may also be read from register, or configured to local output mode (Table 7).

#### **GPIO[8:5]**

GPIO\_REG[8:5] are register-only GPIOs and may be programmed as outputs or read as inputs through local register bits only. Where applicable, these bits are shared with I2S pins and will override I2S input if enabled into GPIO\_REG mode. See Table 4 for GPIO enable and configuration.

Note: Local GPIO value may be configured and read either through local register access, or remote register access through the Low-Speed Bidirectional Control Channel. Configuration and state of these pins are not transported from serializer to deserializer as is the case for GPIO[3:0].



Table 4. GPIO\_REG and GPIO Local Enable and Configuration

Description	Register Configuration	Function
GPIO_REG8	0x21 = 0x01	Output, L
	0x21 = 0x09	Output, H
	0x21 = 0x03	Input, Read: 0x6F[0]
GPIO_REG7	0x21 = 0x01	Output, L
	0x21 = 0x09	Output, H
	0x21 = 0x03	Input, Read: 0x6E[7]
GPIO_REG6	0x20 = 0x01	Output, L
	0x20 = 0x09	Output, H
	0x20 = 0x03	Input, Read: 0x6E[6]
GPIO_REG5	0x20 = 0x01	Output, L
	0x20 = 0x09	Output, H
	0x20 = 0x03	Input, Read: 0x6E[5]
GPIO3	0x1F = 0x01	Output, L
	0x1F = 0x09	Output, H
	0x1F = 0x03	Input, Read: 0x6E[3]
GPIO2	0x1E = 0x01	Output, L
	0x1E = 0x09	Output, H
	0x1E = 0x03	Input, Read: 0x6E[2]
GPIO1	0x1E = 0x01	Output, L
	0x1E = 0x09	Output, H
	0x1E = 0x03	Input, Read: 0x6E[1]
GPIO0	0x1D = 0x01	Output, L
	0x1D = 0x09	Output, H
	0x1D = 0x03	Input, Read: 0x6E[0]

#### **I2S AUDIO INTERFACE**

The DS90UB928Q-Q1 deserializer features six I2S output pins that, when paired with a DS90UB927Q-Q1serializer, supports surround sound audio applications. The bit clock (I2S\_CLK) supports frequencies between 1MHz and the smaller of <PCLK/2 or <13MHz. Four I2S data outputs carry two channels of I2S-formatted digital audio each, with each channel delineated by the word select (I2C\_WC) input. The I2S audio interface is not available in Backwards Compatibility Mode (BKWD = 1).




Figure 24. I2S Connection Diagram




Figure 25. I2S Frame Timing Diagram



When paired with a DS90UB925Q-Q1, the DS90UB928Q-Q1 I2S interface supports a single I2S data output through I2S DA (24-bit video mode), or two I2S data outputs through I2S DA and I2S DB (18-bit video mode).

#### **12S TRANSPORT MODES**

By default, packetized audio is received during video blanking periods in dedicated Data Island Transport frames. The transport mode is set in the serializer and auto-loaded into the deserializer by default. The audio configuration may be disabled from control registers if Forward Channel Frame Transport of I2S data is desired. In frame transport, only I2S\_DA is received to the DS90UB928Q-Q1 deserializer. Surround Sound Mode, which transmits all four I2S data inputs (I2S\_D[D:A]), may only be operated in Data Island Transport mode. This mode is only available when connected to a DS90UB927Q-Q1 serializer. If connected to a DS90UB925Q-Q1serializer, only I2S\_DA and I2S\_DB may be received.

#### **I2S REPEATER**

I2S audio may be fanned-out and propagated in the repeater application. By default, data is propagated via Data Island Transport on the FPD-Link interface during the video blanking periods. If frame transport is desired, then the I2S pins should be connected from the deserializer to all serializers. Activating surround sound at the top-level serializer automatically configures downstream serializers and deserializers for surround sound transport utilizing Data Island Transport. If 4-channel operation utilizing I2S\_DA and I2S\_DB only is desired, this mode must be explicitly set in each serializer and deserializer control register throughout the repeater tree (Table 7).

A DS90UB928Q-Q1 deserializer configured in repeater mode may also regenerate I2S audio from its I2S input pins in lieu of Data Island frames. See the Repeater Connection Diagram () and the I2C Control Registers (Table 7) for additional details.

#### **I2S Jitter Cleaning**

The DS90UB928Q-Q1 features a standalone PLL to clean the I2S data jitter, supporting high-end car audio systems. If I2S\_CLK frequency is less than 1MHz, this feature must be disabled through register 0x2B[7]. See Table 7.

#### **MCLK**

The deserializer has an I2S Master Clock Output (MCLK). It supports x1, x2, or x4 of I2S CLK Frequency. When the I2S PLL is disabled, the MCLK output is off. Table 5 covers the range of I2S sample rates and MCLK frequencies. By default, all the MCLK output frequencies are x2 of the I2S CLK frequencies. The MCLK frequencies can also be enabled through the register bits 0x3A[6:4] (I2S DIVSEL), shown in Table 7. To select desired MCLK frequency, write 0x3A[7], then write to bit [6:4] accordingly.

**Table 5. Audio Interface Frequencies** 

Sample Rate (kHz)	I2S Data Word Size (bits)	I2S_CLK (MHz)	MCLK Output (MHz)	Register 0x3A[6:4]'b
			I2S_CLK x1	000
32		1.024	I2S_CLK x2	001
			I2S_CLK x4	010
			I2S_CLK x1	000
44.1		1.4112	12S_CLK x2	001
	16		I2S_CLK x4	010
			I2S_CLK x1	000
48		1.536	I2S_CLK x2	001
			I2S_CLK x4	010
			I2S_CLK x1	001
96		3.072	I2S_CLK x2	010
			I2S_CLK x4	011
			I2S_CLK x1	010
192		6.144	I2S_CLK x2	011
			I2S_CLK x4	100



#### **Table 5. Audio Interface Frequencies (continued)**

Sample Rate (kHz)	I2S Data Word Size (bits)	I2S_CLK (MHz)	MCLK Output (MHz)	Register 0x3A[6:4]'b
			I2S_CLK x1	000
32		1.536	I2S_CLK x2	001
			I2S_CLK x4	010
			I2S_CLK x1	001
44.1		2.117	I2S_CLK x2	010
			I2S_CLK x4	011
			I2S_CLK x1	001
48	24	2.304	I2S_CLK x2	010
			I2S_CLK x4	011
			I2S_CLK x1	010
96		4.608	I2S_CLK x2	011
			I2S_CLK x4	100
192			I2S_CLK x1	011
		9.216	I2S_CLK x2	100
			I2S_CLK x4	101
			I2S_CLK x1	001
32		2.048	I2S_CLK x2	010
			I2S_CLK x4	011
			I2S_CLK x1	001
44.1		2.8224	I2S_CLK x2	010
			I2S_CLK x4	011
			I2S_CLK x1	001
48	32	3.072	I2S_CLK x2	010
			I2S_CLK x4	011
			I2S_CLK x1	010
96		6.144	I2S_CLK x2	011
			I2S_CLK x4	100
			I2S_CLK x1	011
192		12.288	I2S_CLK x2	100
			I2S_CLK x4	110

#### REPEATER

The supported Repeater application provides a mechanism to extend transmission over multiple links to multiple display devices.

#### **Repeater Configuration**

In the repeater application, this document refers to the DS90UB927Q-Q1 or DS90UB925Q-Q1 as the Transmitter (TX), and refers to the DS90UB928Q-Q1 or DS90UB926Q-Q1 as the Receiver (RX). shows the maximum configuration supported for Repeater implementations. Two levels of Repeaters are supported with a maximum of three Transmitters per Receiver.






Figure 26. Maximum Repeater Application

In a repeater application, the I2C interface at each TX and RX is configured to transparently pass I2C communications upstream or downstream to any I2C device within the system. This includes a mechanism for assigning alternate IDs (Slave Aliases) to downstream devices in the case of duplicate addresses.




Figure 27. 1:2 Repeater Configuration

#### REPEATER CONNECTIONS

The Repeater requires the following connections between the Receiver and each Transmitter .

- 1. Video Data Connect all FPD-Link data and clock pairs
- 2. I2C Connect SCL and SDA signals. Both signals should be pulled up to  $V_{DD33}$  or  $V_{DDIO} = 3.0V$  to 3.6V with



#### $4.7k\Omega$ resistors.

- 3. Audio (optional) Connect I2S\_CLK, I2S\_WC, and I2S\_Dx signals.
- 4. IDx pin Each Transmitter and Receiver must have an unique I2C address.
- 5. REPEAT & MODE\_SEL pins All Transmitters and Receivers must be set into Repeater Mode.
- 6. Interrupt pin Connect DS90UB928Q-Q1 INTB\_IN pin to the DS90UB927Q-Q1 INTB pin. The signal must be pulled up to  $V_{DDIO}$  with a 10k $\Omega$  resistor.




Figure 28. Repeater Connection Diagram

#### REPEATER FAN-OUT ELECTRICAL REQUIREMENTS

Repeater applications requiring fan-out from one DS90UB928Q-Q1 deserializer to up to three DS90UB927Q-Q1 serializers requires special considerations for routing and termination of the FPD-Link differential traces. details the requirements that must be met for each signal pair:






Figure 29. FPD-Link Fan-Out Electrical Requirements

#### **BUILT IN SELF TEST (BIST)**

An optional At-Speed Built-In Self Test (BIST) feature supports testing of the high speed serial link and the low-speed back channel without external data connections. This is useful in the prototype stage, equipment production, in-system test, and system diagnostics.

#### **BIST CONFIGURATION AND STATUS**

The BIST mode is enabled at the descrializer by pin (BISTEN) or BIST configuration register. The test may select either an external PCLK or the 33 MHz internal Oscillator clock (OSC) frequency. In the absence of PCLK, the user can select the internal OSC frequency at the descrializer through the BISTC pin or BIST configuration register.

When BIST is activated at the descrializer, a BIST enable signal is sent to the serializer through the Back Channel. The serializer outputs a test pattern and drives the link at speed. The descrializer detects the test pattern and monitors it for errors. The descrializer PASS output pin toggles to flag each frame received containing one or more errors. The serializer also tracks errors indicated by the CRC fields in each back channel frame.

The BIST status can be monitored real time on the descrializer PASS pin, with each detected error resulting in a half pixel clock period toggled LOW. After BIST is deactivated, the result of the last test is held on the PASS output until reset (new BIST test or Power Down). A high on PASS indicates NO ERRORS were detected. A Low on PASS indicates one or more errors were detected. The duration of the test is controlled by the pulse width applied to the descrializer BISTEN pin. LOCK status is valid throughout the entire duration of BIST.

See Figure 30 for the BIST mode flow diagram.

#### **SAMPLE BIST SEQUENCE**

**Step 1:** BIST Mode is enabled via the BISTEN pin of Deserializer. The desired clock source is selected through the deserializer BISTC pin.

**Step 2:** The serializer is awakened through the back channel if it is not already on. An all-zeros pattern is balanced, scrambled, randomized, and sent through the FPD-Link III interface to the deserializer. Once the serializer and the deserializer are in BIST mode and the deserializer acquires LOCK, the PASS pin of the deserializer goes high and BIST starts checking the data stream. If an error in the payload (1 to 35) is detected, the PASS pin will switch low for one half of the clock period. During the BIST test, the PASS output can be monitored and counted to determine the payload error rate.



**Step 3:** To Stop BIST mode, set the BISTEN pin LOW. The deserializer stops checking the data, and the final test result is held on the PASS pin. If the test ran error free, the PASS output will remain HIGH. If there one or more errors were detected, the PASS output will output constant LOW. The PASS output state is held until a new BIST is run, the device is RESET, or the device is powered down. BIST duration is user-controlled and may be of any length.

The link returns to normal operation after the deserializer BISTEN pin is low. Figure 31 shows the waveform diagram of a typical BIST test for two cases. Case 1 is error free, and Case 2 shows one with multiple errors. In most cases it is difficult to generate errors due to the robustness of the link (differential data transmission etc.), thus they may be introduced by greatly extending the cable length, faulting the interconnect medium, or reducing signal condition enhancements (Rx Equalization).




Figure 30. BIST Mode Flow Diagram

#### FORWARD CHANNEL AND BACK CHANNEL ERROR CHECKING

The deserializer, on locking to the serial stream, compares the recovered serial stream with all-zeroes and records any errors in status registers. Errors are also dynamically reported on the PASS pin of the deserializer. Forward channel errors may also be read from register 0x25 (Table 7).

The back-channel data is checked for CRC errors once the serializer locks onto the back-channel serial stream, as indicated by link detect status (register bit 0x0C[0] - Table 7). CRC errors are recorded in an 8-bit register in the deserializer. The register is cleared when the serializer enters the BIST mode. As soon as the serializer enters BIST mode, the functional mode CRC register starts recording any back channel CRC errors. The BIST mode CRC error register is active in BIST mode only and keeps the record of the last BIST run until cleared or the serializer enters BIST mode again.




Figure 31. BIST Waveforms

www.ti.com

#### INTERNAL PATTERN GENERATION

The DS90UB928Q-Q1 deserializer features an internal pattern generator. It allows basic testing and debugging of an integrated panel. The test patterns are simple and repetitive and allow for a quick visual verification of panel operation. As long as the device is not in power down mode, the test pattern will be displayed even if no input is applied. If no clock is received, the test pattern can be configured to use a programmed oscillator frequency. For detailed information, refer to TI Application Note: ().

#### **PATTERN OPTIONS**

The DS90UB928Q-Q1 deserializer pattern generator is capable of generating 17 default patterns for use in basic testing and debugging of panels. Each can be inverted using register bits (Table 7), shown below:

- 1. White/Black (default/inverted)
- 2. Black/White
- 3. Red/Cyan
- 4. Green/Magenta
- 5. Blue/Yellow
- 6. Horizontally Scaled Black to White/White to Black
- 7. Horizontally Scaled Black to Red/Cyan to White
- 8. Horizontally Scaled Black to Green/Magenta to White
- 9. Horizontally Scaled Black to Blue/Yellow to White
- 10. Vertically Scaled Black to White/White to Black
- 11. Vertically Scaled Black to Red/Cyan to White
- 12. Vertically Scaled Black to Green/Magenta to White
- 13. Vertically Scaled Black to Blue/Yellow to White
- 14. Custom Color / Inverted configured in PGRS
- 15. Black-White/White-Black Checkerboard (or custom checkerboard color, configured in PGCTL)
- 16. YCBR/RBCY VCOM pattern, orientation is configurable from PGCTL
- 17. Color Bars (White, Yellow, Cyan, Green, Magenta, Red, Blue, Black) Note: not included in the auto-scrolling feature

#### **COLOR MODES**

By default, the Pattern Generator operates in 24-bit color mode, where all bits of the Red, Green, and Blue outputs are enabled. 18-bit color mode can be activated from the configuration registers (Table 7). In 18-bit mode, the 6 most significant bits (bits 7-2) of the Red, Green, and Blue outputs are enabled; the 2 least significant bits will be 0.

#### **VIDEO TIMING MODES**

The Pattern Generator has two video timing modes – external and internal. In external timing mode, the Pattern Generator detects the video frame timing present on the DE and VS inputs. If Vertical Sync signaling is not present on VS, the Pattern Generator determines Vertical Blank by detecting when the number of inactive pixel clocks (DE = 0) exceeds twice the detected active line length. In internal timing mode, the Pattern Generator uses custom video timing as configured in the control registers. The internal timing generation may also be driven by an external clock. By default, external timing mode is enabled. Internal timing or Internal timing with External Clock are enabled by the control registers (Table 7). If internal clock generation is used, register 0x39 bit 1 must be set.

#### **EXTERNAL TIMING**

In external timing mode, the Pattern Generator passes the incoming DE, HS, and VS signals unmodified to the video control outputs after a two pixel clock delay. It extracts the active frame dimensions from the incoming signals in order to properly scale the brightness patterns. If the incoming video stream does not use the VS signal, the Pattern Generator determines the Vertical Blank time by detecting a long period of pixel clocks without DE asserted.



#### PATTERN INVERSION

The Pattern Generator also incorporates a global inversion control, located in the PGCFG register, which causes the output pattern to be bitwise-inverted. For example, the full screen Red pattern becomes full-screen cyan, and the Vertically Scaled Black to Green pattern becomes Vertically Scaled White to Magenta.

#### **AUTO SCROLLING**

The Pattern Generator supports an Auto-Scrolling mode, in which the output pattern cycles through a list of enabled pattern types. A sequence of up to 16 patterns may be defined in the registers. The patterns may appear in any order in the sequence and may also appear more than once.

#### **ADDITIONAL FEATURES**

Additional pattern generator features can be accessed through the Pattern Generator Indirect Register Map. It consists of the Pattern Generator Indirect Address (PGIA — Table 7) and the Pattern Generator Indirect Data (PGID — Table 7).

#### **Serial Control Bus**

The DS90UB928Q-Q1 may also be configured by the use of an I2C compatible serial control bus. Multiple devices may share the serial control bus (up to 10 device addresses supported). The device address is set via a resistor divider (R1 and R2 — see Figure 32 below) connected to the IDx pin.




Figure 32. Serial Control Bus Connection

The serial control bus consists of two signals and an address configuration pin. SCL is a Serial Bus Clock Input/Output. SDA is the Serial Bus Data Input/Output signal. Both SCL and SDA signals require an external pull-up resistor to  $V_{DD33}$  or  $V_{DDIO} = 3.0 \text{V}$  to 3.6 V. For most applications, a  $4.7 \text{k}\Omega$  pull-up resistor to  $V_{DD33}$  is recommended. The signals are either pulled HIGH, or driven LOW.

The IDx pin configures the control interface to one of 10 possible device addresses. A pull-up resistor and a pull-down resistor should be used to set the appropriate voltage ratio between the IDx input pin ( $V_{R2}$ ) and  $V_{DD33}$ , each ratio corresponding to a specific device address. See Table 7 below.

Table 6. Serial Control Bus Addresses for IDx

#	Ideal Ratio V <sub>R2</sub> / V <sub>DD33</sub>	Ideal V <sub>R2</sub> (V)	Suggested Resistor R1 kΩ (1% tol)	Suggested Resistor R2 kΩ (1% tol)	Address 7'b	Address 8'b
1	0	0	OPEN	40.2 or >10	0x2C	0x58
2	0.995	0.302	226	97.6	0x33	0x66
3	1.137	0.345	215	113	0x34	0x68
4	1.282	0.388	200	127	0x35	0x6A
5	1.413	0.428	187	140	0x36	0x6C
6	1.570	0.476	174	158	0x37	0x6E
7	1.707	0.517	154	165	0x38	0x70
8	1.848	0.560	150	191	0x39	0x72
9	1.997	0.605	137	210	0x3A	0x74



#### Table 6. Serial Control Bus Addresses for IDx (continued)

#	Ideal Ratio V <sub>R2</sub> / V <sub>DD33</sub>	Ideal V <sub>R2</sub> (V)	Suggested Resistor R1 kΩ (1% tol)	Suggested Resistor R2 kΩ (1% tol)	Address 7'b	Address 8'b	
10	2.535	0.768	90.9	301	0x3B	0x76	

The Serial Bus protocol is controlled by START, START-Repeated, and STOP phases. A START occurs when SCL transitions Low while SDA is High. A STOP occurs when SDA transitions High while SCL is also HIGH. See Figure 24 belowFigure 33




Figure 33. START and STOP Conditions

To communicate with a remote device, the host controller (master) sends the slave address and listens for a response from the slave. This response is referred to as an acknowledge bit (ACK). If a slave on the bus is addressed correctly, it Acknowledges (ACKs) the master by driving the SDA bus LOW. If the address doesn't match a device's slave address, it Not-acknowledges (NACKs) the master by letting SDA be pulled HIGH. ACKs also occur on the bus when data is being transmitted. When the master is writing data, the slave ACKs after every data byte is successfully received. When the master is reading data, the master ACKs after every data byte is received to let the slave know it wants to receive another data byte. When the master wants to stop reading, it NACKs after the last data byte and creates a stop condition on the bus. All communication on the bus begins with either a Start condition or a Repeated Start condition. All communication on the bus ends with a Stop condition. A READ is shown in Figure 34 and a WRITE is shown in Figure 35.




Figure 35. Serial Control Bus — WRITE

To support I2C transactions over the BCC. the I2C Master located at the DS90UB928Q-Q1 deserializer must support I2C clock stretching. For more information on I2C interface requirements and throughput considerations, please refer to TI Application Note .

Table 7. Serial Control Bus Registers (1)(2)

ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description
0	0x00	I2C Device ID	7:1	RW	IDx	Device ID	7–bit address of Deserializer Note: Read-only unless bit 0 is set
			0	RW		ID Setting	I2C ID Setting 0: Device ID is from IDx pin 1: Register I2C Device ID overrides IDx pin

Addresses not listed are reserved.

<sup>(2)</sup> Do not alter Reserved fields from their default values.



## Table 7. Serial Control Bus Registers<sup>(1)(2)</sup> (continued)

ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description	
1	0x01	Reset	7:3		0x04		Reserved	
			2	RW		BC Enable	Back Channel Enable 0: Disable 1: Enable	
			1	RW		Digital RESET1	Reset the entire digital block including registers This bit is self-clearing. 0: Normal operation (default) 1: Reset	
			0	RW		Digital RESET0	Reset the entire digital block except registers This bit is self-clearing 0: Normal operation (default) 1: Reset	
2	0x02	General Configuration 0	7	RW	0x00	OEN	LVCMOS Output Enable. Self-clearing on loss of LOCK 0: Disable, Tristate Outputs (default) 1: Enable	
			6	RW		OEN/OSS_ SEL Override	Output Enable and Output Sleep State Select override 0: Disable over-write (default) 1: Enable over-write	
			5	RW			Auto Clock Enable	OSC Clock Output. Enable On loss of lock, OSC clock is output onto TxCLK± 0: Disable (default) 1: Enable
			4 RW		OSS_SEL	Output Sleep State Select. Enable Select to control output state during lock low period 0: Disable, Tri-State Outputs (default) 1: Enable		
			3	RW			BKWD Override	Backwards Compatibility Mode Override 0: Use MODE_SEL pin (default) 1: Use register bit to set BKWD mode
			2	RW			BKWD Mode	Backwards Compatibility Mode Select 0: Backwards Compatibility Mode disabled (default) 1: Backwards Compatibility Mode enabled
			1	RW			LFMODE Override	Low Frequency Mode Override 0: Use LFMODE pin (default) 1: User register bit to set LFMODE
			0	RW		LFMODE	Low Frequency Mode 0: 15MHz ≤ PCLK ≤ 85MHz (default) 1: 5MHz ≤ PCLK < 15MHz	



## Table 7. Serial Control Bus Registers<sup>(1)(2)</sup> (continued)

ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description	
3	3 0x03	General		0xF0		Reserved		
		Configuration 1	6	RW		Back channel CRC Generator Enable	Back Channel CRC Generator Enable 0: Disable 1: Enable (default)	
			5	RW		Failsafe	Outputs Failsafe Mode. Determines the pull direction for undriven LVCMOS inputs 0: Pull-up 1: Pull-down (default)	
			4	RW		Filter Enable	HS, VS, DE two clock filter. When enabled, pulses less than two full PCLK cycles on the DE, HS, and VS inputs will be rejected 0: Filtering disable 1: Filtering enable (default)	
			3	RW			I2C Pass- Through	I2C Pass-Through Mode Read/Write transactions matching any entry in the DeviceAlias registers will be passed through to the remote serializer I2C interface. 0: Pass-Through Disabled (default) 1: Pass-Through Enabled
			2	RW			Auto ACK	Automatically Acknowledge I2C transactions independent of the forward channel Lock state.  0: Disable (default)  1: Enable
			1	RW		DE Gate RGB	Gate RGB data with DE signal. In DS90UH928, RGB data is gated with DE in order to allow packetized audio and block unencrypted data. In DS90UB928 or in Backward Compatibility mode, RGB data is not gated with DE by default. However, to enable packetized audio in DS90UB928, this bit must be set. This bit has no effect in DS90UH928.  O: Pass RGB data independent of DE in Backward Compatibility mode or interfacing to DS90UB925 or DS90UB927  1: Gate RGB data with DE in Backward Compatibility mode or interfacing to DS90UB927	
			0				Reserved	
4	0x04	BCC Watchdog Control	7:1	RW	0xFE	BCC Watchdog Timer	BCC Watchdog Timer The watchdog timer allows termination of a control channel transaction if it fails to complete within a programmed amount of time. This field sets the Bidirectional Control Channel Watchdog Timeout value in units of 2 milliseconds. This field should not be set to 0.	
			0	RW		BCC Watchdog Disable	Disable Bidirectional Control Channel Watchdog Timer 0: Enable (default) 1: Disable	
5	0x05	I2C Control 1	7	RW	0x1E	I2C Pass- All	I2C Pass-Through All Transactions. Pass all local I2C transactions to the remote serializer. 0: Disable (default) 1: Enable	
			6:4 RW		I2C SDA Hold	Internal I2C SDA Hold Time This field configures the amount of internal hold time is provided for the SDA input relative to the SCL input. Units are 50ns.		
			3:0	RW		I2C Filter Depth	I2C Glitch Filter Depth This field configures the maximum width of glitch pulses on the SCL and SDA inputs that will be rejected. Units are 5 nanoseconds.	



## Table 7. Serial Control Bus Registers<sup>(1)(2)</sup> (continued)

ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description	
6	0x06	I2C Control 2	7	RW	0x00	Forward Channel Sequence Error	Control Channel Sequence Error Detected Indicates a sequence error has been detected in forward control channel. It this bit is set, an error may have occurred in the control channel operation.	
			6	RW		Clear Sequence Error	Clears the Sequence Error Detect bit This bit is not self-clearing.	
			5				Reserved	
			4:3	RW			SDA Output Delay	SDA Output Delay This field configures output delay on the SDA output. Setting this value will increase output delay in units of 50ns. Nominal output delay values for SCL to SDA are: 00: 250ns (default) 01: 300ns 10: 350ns 11: 400ns
			2	RW			Local Write Disable	Disable Remote Writes to Local Registers through Serializer (Does not affect remote access to I2C slaves)  0: Remote write to local device registers (default)  1: Stop remote write to local device registers
			1	RW		I2C Bus Timer Speedup	Speed up I2C Bus Watchdog Timer 0: Timer expires after approximately 1s (default) 1: Timer expires after approximately 50µs	
			0	RW		I2C Bus Timer Disable	Disable I2C Bus Watchdog Timer. When the I2C Watchdog Timer may be used to detect when the I2C bus is free or hung up following an invalid termination of a transaction. If SDA is high and no signaling occurs for approximately 1 second, the I2C bus is assumed to be free. If SDA is low and no signaling occurs, the device will attempt to clear the bus by driving 9 clocks on SCL	
7	0x07	Remote ID	7:1	R	0x00	Remote ID	Remote Serializer ID RW if bit 0 is set	
			0	RW		Freeze Device ID	Freeze Serializer Device ID 0: Auto-load Serializer Device ID (default) 1: Prevent auto-loading of Serializer Device ID from the remote device. The ID will be frozen at the value written.	
8	0x08	Slave ID[0]	7:1	RW	0x00	Slave Device ID0	7-bit Remote Slave Device ID 0 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[0], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.	
			0				Reserved	
9	0x09	Slave ID[1]	7:1	RW	0x00	Slave Device ID1	7-bit Remote Slave Device ID1 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[1], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.	
			0				Reserved	



ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description
10	0x0A	Slave ID[2]	7:1	RW	0x00	Slave Device ID2	7-bit Remote Slave Device ID2 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[2], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
11	0x0B	Slave ID[3]	7:1	RW	0x00	Slave Device ID3	7-bit Remote Slave Device ID3 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[3], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
12	0x0C	Slave ID[4]	7:1	RW	0x00	Slave Device ID4	7-bit Remote Slave Device ID4 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[4], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
13	0x0D	Slave ID[5]	7:1	RW	0x00	Slave Device ID5	7-bit Remote Slave Device ID5 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[5], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
14	0x0E	Slave ID[6]	7:1	RW	0x00	Slave Device ID6	7-bit Remote Slave Device ID6 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[6], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
15	0x0F	Slave ID[7]	7:1	RW	0x00	Slave Device ID7	7-bit Remote Slave Device ID 7 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[7], the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
16	0x10	Slave Alias[0]	7:1	RW	0x00	Slave Device Alias 0	7-bit Remote Slave Alias 0 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[0], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved



ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description
17	0x11	Slave Alias[1]	7:1	RW	0x00	Slave Device Alias 1	7-bit Remote Slave Alias 1 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[1], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
18	0x12	Slave Alias[2]	7:1	RW	0x00	Slave Device Alias 2	7-bit Remote Slave Alias 2 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[2], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
19	0x13	Slave Alias[3]	7:1	RW	0x00	Slave Device Alias 3	7-bit Remote Slave Alias 3 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[3], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.  Reserved
20	0x14	Slave Alias[4]	7:1	RW	0x00	Slave Device Alias 4	7-bit Remote Slave Alias 4 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[4], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
21	0x15	Slave Alias[5]	7:1	RW	0x00	Slave Device Alias 5	7-bit Remote Slave Alias 5 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[5], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
22	0x16	Slave Alias[6]	7:1	RW	0x00	Slave Device Alias 6	7-bit Remote Slave Alias 6 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[6], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
23	0x17	Slave Alias[7]	7:1	RW	0x00	Slave Device Alias 7	7-bit Remote Slave Alias 7 Configures the physical I2C address of the remote I2C Slave device attached to the remote Serializer. If an I2C transaction is addressed to the Slave Alias ID[7], the transaction will be re-mapped to the ID address before passing the transaction across the Bidirectional Control Channel to the Serializer.
			0				Reserved
24	0x18	Mailbox[0]	7:0	RW	0x00	Mailbox Register 0	Mailbox Register 0 This register may be used to temporarily store temporary data, such as status or multi-master arbitration



ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description
25	0x19	Mailbox[1]	7:0	RW	0x00	Mailbox Register 1	Mailbox Register 1 This register may be used to temporarily store temporary data, such as status or multi-master arbitration
27	0x1B	Frequency Counter	7:0	RW	0x00	Frequency Count	Frequency Counter control A write to this register will enable a frequency counter to count the number of pixel clock during a specified time interval. The time interval is equal to the value written multiplied by the oscillator clock period (nominally 50ns). A read of the register returns the number of pixel clock edges seen during the enabled interval. The frequency counter will saturate at 0xff if it reaches the maximum value. The frequency counter will provide a rough estimate of the pixel clock period. If the pixel clock frequency is known, the frequency counter may be used to determine the actual oscillator clock frequency.
28	0x1C	General Status	7:4		0x00		Reserved
			3	R		I2S Locked	I2S Lock Status 0: I2S PLL controller not locked (default) 1: I2S PLL controller locked to input I2S clock
			2	R		CRC Error	CRC Error Detected 0: No CRC errors detected 1: CRC errors detected
			1				Reserved
			0	R		LOCK	Deserializer CDR and PLL Locked to recovered clock frequency 0: Deserializer not Locked (default) 1: Deserializer Locked to recovered clock
29	0x1D	GPIO0 Configuration	7:4	R	0x20	Revision ID	Device Revision ID: 0010: Production Device
			3	RW		GPIO0 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output, and remote GPIO control is disabled.  0: Output LOW (default)  1: Output HIGH
			2	RW		GPIO0 Remote Enable	Remote GPIO Control 0: Disable GPIO control from remote device (default) 1: Enable GPIO control from remote device. The GPIO pin will be an output, and the value is received from the remote device.
			1	RW		GPIO0 Direction	Local GPIO Direction 0: Output (default) 1: Input
			0	RW		GPIO0 Enable	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation

Submit Documentation Feedback

Product Folder Links: DS90UB928Q-Q1



						Trogistor	(continued)										
ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description										
30	30 0x1E GPIO1 and GPIO2 Configuration	GPIO2	7	RW	0x00	GPIO2 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output, and remote GPIO control is disabled.  0: Output LOW (default)  1: Output HIGH										
			6	RW		GPIO2 Remote Enable	Remote GPIO Control 0: Disable GPIO control from remote device (default) 1: Enable GPIO control from remote device. The GPIO pin will be an output, and the value is received from the remote device.										
			5	RW		GPIO2 Direction	Local GPIO Direction 0: Output (default) 1: Input										
		4	RW		GPIO2 Enable	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation											
		3	RW		GPIO1 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output, and remote GPIO control is disabled.  0: Output LOW (default)  1: Output HIGH											
			2	RW			GPIO1 Remote Enable	Remote GPIO Control 0: Disable GPIO control from remote device (default) 1: Enable GPIO control from remote device. The GPIO pin will be an output, and the value is received from the remote device.									
			1	RW		GPIO1 Direction	Local GPIO Direction 1: Input 0: Output										
			0	RW		GPIO1 Enable	GPIO function enable 1: Enable GPIO operation 0: Enable normal operation										
31	0x1F	GPIO3	7:4		0x00		Reserved										
		Configuration	3	RW		GPIO3 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output, and remote GPIO control is disabled.  0: Output LOW (default)  1: Output HIGH										
			2	RW		GPIO3 Remote Enable	Remote GPIO Control 0: Disable GPIO control from remote device (default) 1: Enable GPIO control from remote device. The GPIO pin will be an output, and the value is received from the remote device.										
			1	RW													
			0	RW		GPIO3 Enable	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation										



ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description
32	0x20	GPIO_REG5 and GPIO_REG6 Configuration	7	RW	0x00	GPIO_REG 6 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, and the local GPIO direction is Output.  0: Output LOW (default)  1: Output HIGH
			6				Reserved
			5	RW		GPIO_REG 6 Direction	Local GPIO Direction 0: Output (default) 1: Input
			4	RW		GPIO_REG 6 Enable	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation
			3	RW		GPIO_REG 5 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, and the local GPIO direction is Output.  0: Output LOW (default)  1: Output HIGH
			2				Reserved
			1	RW		GPIO_REG 5 Direction	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation
			0	RW		GPIO_REG 5 Enable	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation
33	0x21	GPIO_REG7 and GPIO_REG8 Configuration	7	RW	0x00	GPIO_REG 8 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, and the local GPIO direction is Output.  0: Output LOW (default)  1: Output HIGH
			6				Reserved
			5	RW		GPIO_REG 8 Direction	Local GPIO Direction 0: Output (default) 1: Input
			4	RW		GPIO_REG 8 Enable	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation
			3	RW		GPIO_REG 7 Output Value	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, and the local GPIO direction is Output.  0: Output LOW (default)  1: Output HIGH
			2				Reserved
			1	RW		GPIO_REG 7 Direction	Local GPIO Direction 0: Output (default) 1: Input
			0	RW		GPO_REG 7 Enable	GPIO Function Enable 0: Enable normal operation (default) 1: Enable GPIO operation

Submit Documentation Feedback Product Folder Links: DS90UB928Q-Q1



ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description
34	34 0x22	Data Path Control	7	RW	0x00	Override FC Configuratio n	Override Configuration Loaded by Forward Channel 0: Allow forward channel loading of this register (default) 1: Disable loading of this register from the forward channel, keeping locally written values intact Bits [6:0] are RW if this bit is set
			6				Reserved
			5	R		DE Polarity	This bit indicates the polarity of the DE (Data Enable) signal.  0: DE is positive (active high, idle low) (default)  1: DE is inverted (active low, idle high)
			4	R		I2S Repeater Regen	Regenerate I2S Data From Repeater I2S Pins 0: Output packetized audio on RGB video output pins. (default) 1: Repeater regenerates I2S from I2S pins
			3	R		I2S Channel B Enable Override	I2S Channel B Override 0: Set I2S Channel B Disabled (default) 1: Set I2S Channel B Enable from register
			2	R		18-bit Video Select	Video Color Depth Mode 0: Select 24-bit video mode (default) 1: Select 18-bit video mode
			1	R		I2S Transport Select	Select I2S Transport Mode 0: Enable I2S Data Island Transport (default) 1: Enable I2S Data Forward Channel Frame Transport
			0	R		I2S Channel B Enable	I2S Channel B Enable 0: I2S Channel B disabled (default) 1: Enable I2S Channel B
35	0x23	Rx Mode Status	7		0x10		Reserved
			6:4				Reserved
			3	R		LFMODE Status	Low Frequency Mode (LFMODE) pin status 0: 15 ≤ TxCLKOUT ≤ 85MHz (default) 1: 5 ≤ TxCLKOUT < 15MHz
			2	R		REPEAT Status	Repeater Mode (REPEAT) pin Status 0: Non-repeater (default) 1: Repeater
			1	R		BKWD Status	Backward Compatible Mode (BKWD) Status 0: Compatible to DS90UB925/7Q (default) 1: Backward compatible to DS90UR905/7Q
			0	R		I2S Channel B Status	I2S Channel B Mode (I2S_DB) Status 0: I2S_DB inactive (default) 1: I2S_DB active
36	0x24	BIST Control	7:4		80x0		Reserved
			3	RW		BIST Pin Config	BIST Pin Configuration 0: BIST enabled from register 1: BIST enabled from pin (default)
			2:1	RW		OSC Clock Source	Internal OSC clock select for Functional Mode or BIST. Functional Mode when PCLK is not present and 0x03[1]=1. 00: 33 MHz Oscillator (default) 01: 33 MHz Oscillator Note: In LFMODE=1, the internal oscillator is 12.5MHz
			0	RW		BIST Enable	BIST Control 0: Disabled (default) 1: Enabled



ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description
37	0x25	BIST Error	7:0	R	0x00	BIST Error Count	Errors Detected During BIST Records the number (up to 255) of forward-channel errors detected during BIST. The value stored in this register is only valid after BIST terminates (BISTEN = 0). Resets on PDB = 0 or start of another BIST (BISTEN = 1).
38	0x26	SCL High Time	7:0	RW	0x83	SCL High Time	I2C Master SCL High Time This field configures the high pulse width of the SCL output when the deserializer is the Master on the local I2C bus. Units are 50 ns for the nominal oscillator clock frequency.
39	0x27	SCL Low Time	7:0	RW	0x84	SCL Low Time	I2C SCL Low Time This field configures the low pulse width of the SCL output when the deserializer is the Master on the local I2C bus. This value is also used as the SDA setup time by the I2C Slave for providing data prior to releasing SCL during accesses over the Bidirectional Control Channel. Units are 50 ns for the nominal oscillator clock frequency.
40	0x28	Data Path Control 2	7	RW	0x00	Block I2S Auto Config	Override Forward Channel Configuration 0: Enable forward-channel loading of this register 1: Disable loading of this register from the forward channel, keeping local values intact
			6:4				Reserved
			3	RW		Aux I2S Enable	Auxiliary I2S Channel Enable 0: Normal GPIO[1:0] operation 1: Enable Aux I2S channel on GPIO1 (AUX word select) and GPIO0 (AUX data)
			2	RW		I2S Disable	Disable All I2S Outputs 0: I2S Outputs Enabled (default) 1: I2S Outputs Disabled
			1				Reserved
			0	RW		I2S Surround	Enable 5.1- or 7.1-channel I2S audio transport 0: 2-channel or 4-channel I2S audio is enabled as configured in register or MODE_SEL (default) 1: 5.1- or 7.1-channel audio is enabled Note that I2S Data Island Transport is the only option for surround audio. Also note that in a repeater, this bit may be overridden by the in-band I2S mode detection.



ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description
41	0x29	FRC Control	7	RW	0x00	Timing Mode Select	Select Display Timing Mode 0: DE only Mode (default) 1: Sync Mode (VS,HS)
			6	RW		HS Polarity	Horizontal Sync Polarity Select 0: Active High (default) 1: Active Low
			5	RW		VS Polarity	Vertical Sync Polarity Select 0: Active High (default) 1: Active Low
			4	RW		DE Polarity	Data Enable Sync Polarity Select 0: Active High (default) 1: Active Low
			3	RW		FRC2 Enable	FRC2 Enable 0: FRC2 disable (default) 1: FRC2 enable
			2	RW		FRC1 Enable	FRC1 Enable 0: FRC1 disable (default) 1: FRC1 enable
			1	RW		Hi-FRC2 Enable	Hi-FRC2 Enable 0: Hi-FRC2 enable (default) 1: Hi-FRC2 disable
			0	RW		Hi-FRC1 Enable	Hi-FRC1 Enable 0: Hi-FRC1 enable (default) 1: Hi-FRC1 disable
42	0x2A	White Balance Control	7:6	RW	0x00	Page Setting	Control/LUT Setting Page Select 00: Configuration Registers (default) 01: Red LUT 10: Green LUT 11: Blue LUT
			5	RW		White Balance Enable	White Balance Enable 0: White Balance Disabled (default) 1: White Balance Enabled
			4	RW		LUT Reload Enable	Enable LUT Reload 0: Reload Disable (default) 1: Reload Enable
			3:0				Reserved
43	0x2B	I2S Control	7	RW	0x00	I2S PLL Override	Override I2S PLL 0: PLL override disabled (default) 1: PLL override enabled
			6	RW	-	I2S PLL Enable	Enable I2S PLL 0: I2S PLL is on for I2S data jitter cleaning (default) 1: I2S PLL is off. No jitter cleaning
			5:1				Reserved
			0	RW		I2S Clock Edge	I2S Clock Edge Select 0: I2S Data is strobed on the Falling Clock Edge (default) 1: I2S Data is strobed on the Rising Clock Edge



S3	ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description
Restart   Rest	53	0x35	AEQ Control	7		0x00		Reserved
A RW				6	RW			O: Normal operation (default)  1: Restart AEQ adaptation  Note: This bit is not self-clearing. It must be set, then
Second Comment   Seco				5	RW		-	0: LCBL controlled by MODE_SEL pin
S7    Dx39				4	RW		LCBL	0: LCBL Mode disabled 1: LCBL Mode enabled. AEQ Floor value is controlled
Clock Enable  I RW  PG INT CLK This bit must be set to use the Pattern Generator Internal Clock This bit must be set to use the Pattern Generator Internal Clock Generation 0: Pattern Generator with external PCLK 1: Pattern Generator with external PCLK See TI Application Note () for details Reserved  Override MCLK Div Override MCLK Divider Setting 0: No override for MCLK divider (default) 1: Override divider select for MCLK MCLK Div See Table 5  Reserved  Seeserved  Seeserved  Seeserved  FQ Status  Seeserved  EQ Status  EQ Stage 1 Select Value  Reserved  EQ Stage 2 Select Value  Reserved  EQ Stage 2 Select value. Used if adaptive EQ is bypassed. Used if				3:0				Reserved
Section   Pattern Generator (Internal Clock Generation Internal Clock Generation (Internal Clock Generation Clock Generation (Internal Clock Generation (I	57	0x39		7:2		0x00		Reserved
Sample   S			Clock Enable	1	RW			This bit must be set to use the Pattern Generator Internal Clock Generation 0: Pattern Generator with external PCLK 1: Pattern Generator with internal PCLK
See Table 5   See Table 5   See Table 5				0				Reserved
Separation   Sep	58	0x3A	I2S DIVSEL	7	RW	0x00		0: No override for MCLK divider (default)
Second				6:4	RW		MCLK Div	See Table 5
Status   5:0   EQ Status   Equalizer Status   Current equalizer level set by AEQ or Override   Register				3:0				Reserved
Silvarian   Silv	59	0x3B		7:6				Reserved
Equalizer Bypass  4  3:1 RW  EQ Stage 2 Select Value  Converted Select Value  EQ Stage 2 Select value. Used if adaptive EQ is bypassed.  Bypassed Used if adaptive EQ is bypassed.  EQ Stage 2 Select value. Used if adaptive EQ is bypassed.  Adaptive EQ Bypass Select value Search and sets the EQ to static value configured in this register 0: Enable adaptive EQ (default)  1: Disable adaptive EQ (to write EQ select values)  Adaptive EQ MIN/MAX  Bypass Adaptive EQ (default)  1: Disable adaptive EQ (to write EQ select values)  Adaptive EQ Floor  Adaptive EQ Floor Sets the AEQ floor value when Long Cable Mode (LCBL) is enabled by register or MODE_SEL			Status	5:0			EQ Status	Current equalizer level set by AEQ or Override
3:1 RW  EQ Stage 2 Select value. Used if adaptive EQ is bypassed Used if adaptive EQ is bypassed Used if adaptive EQ is bypassed.  ORW  Adaptive EQ Bypass Bypass Adaptive EQ Overrides Adaptive EQ search and sets the EQ to static value configured in this register 0: Enable adaptive EQ (default) 1: Disable adaptive EQ (to write EQ select values)  Adaptive EQ MIN/MAX  T:4 RW Ox88  Reserved  Adaptive EQ Floor  Adaptive EQ Floor Value Sets the AEQ floor value when Long Cable Mode (LCBL) is enabled by register or MODE_SEL	68	0x44	Equalizer	7:5	RW	0x60	Select	
Select Value  O RW  Adaptive EQ Bypass  Bypass Adaptive EQ search and sets the EQ to static value configured in this register O: Enable adaptive EQ (default) 1: Disable adaptive EQ (to write EQ select values)  MIN/MAX  Ox88  Reserved  Adaptive EQ Floor  Adaptive EQ Floor Sets the AEQ floor value when Long Cable Mode (LCBL) is enabled by register or MODE_SEL				4				Reserved
EQ Bypass Overrides Adaptive EQ search and sets the EQ to static value configured in this register 0: Enable adaptive EQ (default) 1: Disable adaptive EQ (to write EQ select values)  69  Ox45  Adaptive EQ				3:1	RW		Select	
MIN/MAX  3:0 RW  Adaptive EQ Floor  Adaptive EQ Floor Sets the AEQ floor value when Long Cable Mode (LCBL) is enabled by register or MODE_SEL				0	RW		Adaptive EQ Bypass	Overrides Adaptive EQ search and sets the EQ to the static value configured in this register
Adaptive Equalizer Floor Value  EQ Floor Sets the AEQ floor value when Long Cable Mode (LCBL) is enabled by register or MODE_SEL	69	0x45		7:4	RW	0x88		Reserved
73 0v49 Man Select 7 R 0v00 MAPSEL Returns Status of MAPSEL pin			MIN/MAX	3:0	RW			Sets the AEQ floor value when Long Cable Mode
Pin Status	73	0x49	Map Select	7	R	0x00	MAPSEL Pin Status	Returns Status of MAPSEL pin
6 RW MAPSEL Map Select (MAPSEL) Setting Override Override 0: MAPSEL set from pin 1: MAPSEL set from register				6	RW			0: MAPSEL set from pin
5 RW MAPSEL Map Select (MAPSEL) Setting 0: LSBs on TxOUT3± 1: MSBs on TxOUT3±				5	RW		MAPSEL	0: LSBs on TxOUT3±
4:0 Reserved				4:0				Reserved



ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description
86	0x56	Loop-Through	7:4		0x08		Reserved
		Driver	3	RW		Loop- Through Driver Enable	Enable CML Loop-Through Driver (CMLOUTP/CMLOUTN) 0: Enable 1: Disable (default)
			2:0				Reserved
100	0x64	Pattern Generator Control	7:4	RW	0x10	Pattern Generator Select	Fixed Pattern Select Selects the pattern to output when in Fixed Pattern Mode. Scaled patterns are evenly distributed across the horizontal or vertical active regions. This field is ignored when Auto-Scrolling Mode is enabled. xxxx: normal/inverted 0000: Checkerboard 0001: White/Black (default) 0010: Black/White 0011: Red/Cyan 0100: Green/Magenta 0101: Blue/Yellow 0110: Horizontal Black-White/White-Black 0111: Horizontal Black-Red/White-Cyan 1000: Horizontal Black-Green/White-Magenta 1001: Horizontal Black-Blue/White-Yellow 1010: Vertical Black-White/White—Black 1011: Vertically Scaled Black to Red/White to Cyan 1100: Vertical Black-Blue/White-Yellow 1110: Custom color (or its inversion) configured in PGRS, PGGS, PGBS registers 1111: VCOM See TI App Note AN-2198 ().
			3				Reserved
			2	RW		Color Bars Pattern	Enable Color Bars Pattern 0: Color Bars disabled (default) 1: Color Bars enabled Overrides the selection from bits [7:4]
			1	RW		VCOM Pattern Reverse	Reverse order of color bands in VCOM pattern 0: Color sequence from top left is (YCBR) (default) 1: Color sequence from top left is (RBCY)
			0	RW		Pattern Generator Enable	Pattern Generator Enable 0: Disable Pattern Generator (default) 1: Enable Pattern Generator See TI App Note AN-2198 ().



ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description
101	0x65	Pattern	7		0x00		Reserved
	Configuration	Generator Configuration	6	RW		Checkerboa rd Scale	Scale Checkerboard Patterns: 0: Normal operation (each square is 1x1 pixel) (default) 1: Scale checkered patterns (VCOM and checkerboard) by 8 (each square is 8x8 pixels) Setting this bit gives better visibility of the checkered patterns.
		5	RW		Custom Checkerboa rd	Use Custom Checkerboard Color 0: Use white and black in the Checkerboard pattern (default) 1: Use the Custom Color and black in the Checkerboard pattern	
		4	RW		PG 18-bit Mode	18-bit Mode Select: 0: Enable 24-bit pattern generation. Scaled patterns use 256 levels of brightness. (default) 1: Enable 18-bit color pattern generation. Scaled patterns will have 64 levels of brightness and the R, G, and B outputs use the six most significant color bits.	
			3	RW		External Clock	Select External Clock Source: 0: Selects the internal divided clock when using internal timing (default) 1: Selects the external pixel clock when using internal timing. This bit has no effect in external timing mode (PATGEN_TSEL = 0).
			2	RW		Timing Select	Timing Select Control: 0: the Pattern Generator uses external video timing from the pixel clock, Data Enable, Horizontal Sync, and Vertical Sync signals. (default) 1: The Pattern Generator creates its own video timing as configured in the Pattern Generator Total Frame Size, Active Frame Size. Horizontal Sync Width, Vertical Sync Width, Horizontal Back Porch, Vertical Back Porch, and Sync Configuration registers.
			1	RW		Color Invert	Enable Inverted Color Patterns: 0: Do not invert the color output. (default) 1: Invert the color output.
			0	RW		Auto Scroll	Auto Scroll Enable: 0: The Pattern Generator retains the current pattern. (default) 1: The Pattern Generator will automatically move to the next enabled pattern after the number of frames specified in the Pattern Generator Frame Time (PGFT) register. See TI App Note AN-2198 ().
102	0x66	PGIA	7:0	RW	0x00	PG Indirect Address	This 8-bit field sets the indirect address for accesses to indirectly-mapped registers. It should be written prior to reading or writing the Pattern Generator Indirect Data register.  See TI App Note AN-2198 ().
103	0x67	PGID	7:0	RW	0x00	PG Indirect Data	When writing to indirect registers, this register contains the data to be written. When reading from indirect registers, this register contains the read back value.  See TI App Note AN-2198 ().



ADD (dec)	ADD (hex)	Register Name	Bit(s)	Registe r Type	Default (hex)	Function	Description
110	0x6E	GPI Pin Status 1	7	R	0x00	GPI7 Pin Status	GPI7 Pin Status. Readable when REG_GPIO7 is set as an input.
			6	R		GPI6 Pin Status	GPI6 Pin Status. Readable when REG_GPIO6 is set as an input.
			5	R		GPI5 Pin Status	GPI5 Pin Status. Readable when REG_GPIO5 is set as an input.
			4				Reserved
			3	R		GPI3 Pin Status	GPI3 Pin Status. Readable when GPIO3 is set as an input.
			2	R		GPI2 Pin Status	GPI2 Pin Status. Readable when GPIO2 is set as an input.
			1	R		GPI1 Pin Status	GPI1 Pin Status. Readable when GPIO1 is set as an input.
			0	R		GPI0 Pin Status	GPI0 Pin Status. Readable when GPI00 is set as an input.
111	0x6D	GPI Pin Status	7:1		0x00		Reserved
		2	0	R		GPI8 Pin Status	GPI8 Pin Status. Readable when REG_GPIO8 is set as an input.
240	0xF0	RX ID	7:0	R	0x5F	ID0	First byte ID code, '_'
241	0xF1		7:0	R	0x55	ID1	Second byte of ID code, 'U'
242	0xF2	]	7:0	R	0x42	ID2	Third byte of ID code. 'B'
243	0xF3	1	7:0	R	0x39	ID3	Forth byte of ID code: '9'
244	0xF4	]	7:0	R	0x32	ID4	Fifth byte of ID code: "2"
245	0xF5		7:0	R	0x38	ID5	Sixth byte of ID code: "8"

### **Image Enhancement Features**

Several image enhancement features are provided. The White Balance LUTs allow the user to define and map the color profile of the display. Adaptive Hi-FRC Dithering enables the presentation of 'true color' images on an 18-bit display.

#### White Balance

The White Balance feature enables similar display appearance when using LCD's from different vendors. It compensates for native color temperature of the display, and adjusts relative intensities of R, G, and B to maintain specified color temperature. Programmable control registers are used to define the contents of three LUTs (8-bit color value for Red, Green and Blue) for the White Balance Feature. The LUTs map input RGB values to new output RGB values. There are three LUTs, one LUT for each color. Each LUT contains 256 entries, 8-bits per entry with a total size of 6144 bits (3 x 256 x 8). All entries are readable and writable. Calibrated values are loaded into registers through the I2C interface (deserializer is a slave device). This feature may also be applied to lower color depth applications such as 18-bit (666) and 16-bit (565). White balance is enabled and configured via serial control bus register.

### **LUT Contents**

The user must define and load the contents of the LUT for each color (R,G,B). Regardless of the color depth being driven (888, 666, 656), the user must always provide contents for 3 complete LUTs - 256 colors x 8 bits x 3 tables. Unused bits - LSBs -shall be set to "0" by the user.

When 24-bit (888) input data is being driven to a 24-bit display, each LUT (R, G and B) must contain 256 unique 8-bit entries. The 8-bit white balanced data is then available at the output of the deserializer, and driven to the display.



The user must define and load the contents of the LUT for each color (R,G,B). Regardless of the color depth being driven (888, 666, 656), the user must always provide contents for 3 complete LUTs - 256 colors x 8 bits x 3 tables. Unused bits - LSBs -shall be set to "0" by the user. When 24-bit (888) input data is being driven to a 24-bit display, each LUT (R, G and B) must contain 256 unique 8-bit entries. The 8-bit white balanced data is then available at the output of the deserializer, and driven to the display.

Alternatively, with 6-bit input data the user may choose to load complete 8-bit values into each LUT. This mode of operation provides the user with finer resolution at the LUT output to more closely achieve the desired white point of the calibrated display. Although 8-bit data is loaded, only 64 unique 8-bit white balance output values are available for each color (R, G and B). The result is 8-bit white balanced data. Before driving to the output of the deserializer, the 8-bit data must be reduced to 6-bit with an FRC dithering function. To operate in this mode, the user must configure the deserializer to enable the FRC2 function.

Examples of the three types of LUT configurations described are shown in Figure 36.

#### **Enabling White Balance**


The user must load all 3 LUTs prior to enabling the white balance feature. The following sequence must be followed by the user.

To initialize white balance after power-on:

- 1. Load contents of all 3 LUTs. This requires a sequential loading of LUTs first RED, second GREEN, third BLUE. 256, 8-bit entries must be loaded to each LUT. Page registers must be set to select each LUT.
- 2. Enable white balance. By default, the LUT data may not be reloaded after initialization at power-on.

An option does exist to allow LUT reloading after power-on and initial LUT loading (as described above). This option may only be used after enabling the white balance reload feature via the associated serial control bus register. In this mode the LUTs may be reloaded by the master controller via I2C. This provides the user with the flexibility to refresh LUTs periodically, or upon system requirements to change to a new set of LUT values. The host controller loads the updated LUT values via the serial bus interface. There is no need to disable the white balance feature while reloading the LUT data. Refreshing the white balance to the new set of LUT data will be seamless - no interruption of displayed data.

It is important to note that initial loading of LUT values requires that all 3 LUTs be loaded sequentially. When reloading, partial LUT updates may be made.



6-bit in /	6 bit out
Gray level	Data Out
Entry	(8-bits)
0	000000 <b>0</b> b
1	N/A
2	N/A
3	N/A
4	000001 <b>00</b> b
5	N/A
6	N/A
7	N/A
8	000010 <b>00</b> b
9	N/A
10	N/A
11	N/A
_ : _	
248	111110 <b>00</b> b
249	N/A
250	N/A
251	N/A
252	111111 <b>00</b> b
253	N/A
254	N/A
255	N/A
	•




Figure 36. White Balance LUT Configuration



### Adaptive Hi-FRC Dithering

The Adaptive FRC Dithering Feature delivers product-differentiating image quality. It reduces 24-bit RGB (8 bits per sub-pixel) to 18-bit RGB (6 bits per sub-pixel), smoothing color gradients, and allowing the flexibility to use lower cost 18-bit displays. FRC (Frame Rate Control) dithering is a method to emulate "missing" colors on a lower color depth LCD display by changing the pixel color slightly with every frame. FRC is achieved by controlling on and off pixels over multiple frames (Temporal). Static dithering regulates the number of on and off pixels in a small defined pixel group (Spatial). The FRC module includes both Temporal and Spatial methods and also Hi-FRC. Conventional FRC can display only 16,194,277 colors with 6-bit RGB source. "Hi-FRC" enables full (16,777,216) color on an 18-bit LCD panel. The "adaptive" FRC module also includes input pixel detection to apply specific Spatial dithering methods for smoother gray level transitions. When enabled, the lower LSBs of each RGB output are not active; only 18 bit data (6 bits per R,G and B) are driven to the display. This feature is enabled via serial control bus register. Two FRC functional blocks are available, and may be independently enabled. FRC1 precedes the white balance LUT, and is intended to be used when 24-bit data is being driven to an 18-bit display with a white balance LUT that is calibrated for an 18-bit data source. The second FRC block, RC2, follows the white balance block and is intended to be used when fine adjustment of color temperature is required on an 18-bit color display, or when a 24-bit source drives an 18-bit display with a white balance LUT calibrated for 24-bit source data.

For proper operation of the FRC dithering feature, the user must provide a description of the display timing control signals. The timing mode, "sync mode" (HS, VS) or "DE only" must be specified, along with the active polarity of the timing control signals. All this information is entered to device control registers via the serial bus interface.

Adaptive Hi-FRC dithering consists of several components. Initially, the incoming 8-bit data is expanded to 9-bit data. This allows the effective dithered result to support a total of 16.7 million colors. The incoming 9-bit data is evaluated, and one of four possible algorithms is selected. The majority of incoming data sequences are supported by the default dithering algorithm. Certain incoming data patterns (black/white pixel, full on/off subpixel) require special algorithms designed to eliminate visual artifacts associated with these specific gray level transitions. Three algorithms are defined to support these critical transitions.

An example of the default dithering algorithm is illustrated in Figure 37. The "1" or "0" value shown in the table describes whether the 6-bit value is increased by 1 ("1") or left unchanged ("0"). In this case, the 3 truncated LSBs are "001".

F0L0	Frame = 0, Line = 0
PD1	Pixel Data one
Cell Value 010	R[7:2]+0, G[7:2]+1, B[7:2]+0
LSB=001	three Isb of 9 bit data (8 to 9 for Hi-Frc)

Pixel Index	PD1	PD2	PD3	PD4	PD5	PD6	PD7	PD8	]
LSB = 001			-					*	•
F0L0	010	000	000	000	000	000	010	000	
F0L1	101	000	000	000	101	000	000	000	R = 4/32
F0L2	000	000	010	000	010	000	000	000	G = 4/32
F0L3	000	000	101	000	000	000	101	000	B = 4/32
F1L0	000	000	000	000	000	000	000	000	
F1L1	000	111	000	000	000	111	000	000	R = 4/32
F1L2	000	000	000	000	000	000	000	000	G = 4/32
F1L3	000	000	000	111	000	000	000	111	B = 4/32
F2L0	000	000	010	000	010	000	000	000	
F2L1	000	000	101	000	000	000	101	000	R = 4/32
F2L2	010	000	000	000	000	000	010	000	G = 4/32
F2L3	101	000	000	000	101	000	000	000	B = 4/32
F3L0	000	000	000	000	000	000	000	000	
F3L1	000	000	000	111	000	000	000	111	R = 4/32
F3L2	000	000	000	000	000	000	000	000	G = 4/32
F3L3	000	111	000	000	000	111	000	000	B = 4/32

Figure 37. Default FRC Algorithm

Product Folder Links: DS90UB928Q-Q1

www.ti.com

### **Applications Information**

### **DISPLAY APPLICATION**

The DS90UB928Q-Q1, in conjunction with the DS90UB925Q-Q1 or DS90UB927Q-Q1, is intended for interfacing with a host (graphics processor) and a display supporting 24-bit color depth (RGB888) and high definition (720p) digital video format. It can receive an 8-bit RGB stream with a pixel clock rate up to 85 MHz together with three control bits (VS, HS and DE) and four I2S audio streams.

#### TYPICAL APPLICATION CONNECTION

Figure 38shows a typical application of the DS90UB928Q-Q1 deserializer for an 85 MHz 24-bit Color Display Application. Inputs utilize  $0.1\mu\text{F}$  coupling capacitors to the line and the deserializer provides internal termination. The voltage rating of the coupling capacitors should be  $\geq$ 50V and should use a small body capacitor size, such as 0402 or 0602, to help ensure good signal integrity. The FPD-Link LVDS differential outputs require  $100\Omega$  termination resistors at the receiving device or display.

Bypass capacitors must be placed near the power supply pins. At a minimum, three (3) 4.7 $\mu$ F capacitors, one placed at each power supply pin, are required for local device bypassing. If additional bypass capacitors are used, place the smaller value components closer to the pin. Ferrite beads are required on the two (2) supplies (V<sub>DD33</sub> and V<sub>DDIO</sub>) for effective noise suppression. Pins VDD33\_A and VDD33\_B should be connected directly to ensure ESD performance. The interface to the display is FPD-Link LVDS. The VDDIO pin may be connected to 3.3V or 1.8V. A delay capacitor (>10 $\mu$ F) and pull-up resistor (10k $\Omega$ ) should be placed on the PDB signal to delay the enabling of the device until power is stable.

Copyright © 2013, Texas Instruments Incorporated






Figure 38. Typical Connection Diagram

### POWER UP REQUIREMENTS AND PDB PIN

The power supply ramp ( $V_{DD33}$  and  $V_{DDIO}$ ) should be faster than 1.5ms with a monotonic rise. A large capacitor on the PDB pin is needed to ensure PDB arrives after all the supply pins have settled to the recommended operating voltage. The PDB pin requires a  $10k\Omega$  pull-up to  $V_{DD33}$  and a >10 $\mu$ F capacitor to GND to delay the PDB input signal rise. If PDB is driven externally, do not drive the pin HIGH until  $V_{DD33}$  and  $V_{DDIO}$  have reached steady state. All inputs must not be driven until both  $V_{DD33}$  and  $V_{DDIO}$  have reached steady state. Pins VDD33\_A and VDD33\_B should both be externally connected, bypassed, and driven to the same potential (they are not internally connected).



#### PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS

Circuit board layout and stack-up for the LVDS serializer and deserializer devices should be designed to provide low-noise power to the device. Good layout practice will also separate high frequency or high-level inputs and outputs to minimize unwanted stray noise, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mil) for power / ground sandwiches. This arrangement utilizes the plane capacitance for the PCB power system and has low-inductance, which has proven effectiveness especially at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of  $0.01\mu\text{F}$  to  $10\mu\text{F}$ . Tantalum capacitors may be in the  $2.2\mu\text{F}$  to  $10\mu\text{F}$  range. The voltage rating of the capacitors should be at least 5X the power supply voltage being used.

MLCC surface mount capacitors are recommended due to their smaller parasitic properties. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommended at the point of power entry. This is typically in the 50µF to 100µF range and will smooth low frequency switching noise. It is recommended to connect power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external bypass capacitor will increase the inductance of the path. A small body size X7R chip capacitor, such as 0603 or 0805, is recommended for external bypass. A small body sized capacitor has less inductance. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20MHz-30MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs. This device requires only one common ground plane to connect all device related ground pins.

Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the LVDS lines to prevent coupling from the LVCMOS lines to the LVDS lines. Closely coupled differential lines of  $100\Omega$  are typically recommended for LVDS interconnect. The closely coupled lines help to ensure that coupled noise will appear as common mode and thus is rejected by the receivers. The tightly coupled lines will also radiate less.

At least 9 thermal vias are necessary from the device center DAP to the ground plane. They connect the device ground to the PCB ground plane, as well as conduct heat from the exposed pad of the package to the PCB ground plane. More information on the LLP style package, including PCB design and manufacturing requirements, is provided in TI Application Note.

### **CML INTERCONNECT GUIDELINES**

See and for full details.

- Use 100Ω coupled differential pairs
- Use the S/2S/3S rule in spacings
  - - S = space between the pair
  - - 2S = space between pairs
  - 3S = space to LVCMOS signal
- Minimize the number of Vias
- Use differential connectors when operating above 500Mbps line speed
- Maintain balance of the traces
- Minimize skew within the pair
- Terminate as close to the TX outputs and RX inputs as possible

Additional general guidance can be found in the LVDS Owner's Manual - available in PDF format from the Texas Instruments web site at: http://www.ti.com/lit/ml/snla187/snla187.pdf

Copyright © 2013, Texas Instruments Incorporated



### PACKAGE OPTION ADDENDUM

28-Apr-2013

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
DS90UB928QSQ/NOPB	ACTIVE	WQFN	RHS	48	1000	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 105	UB928QSQ	Samples
DS90UB928QSQE/NOPB	ACTIVE	WQFN	RHS	48	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 105	UB928QSQ	Samples
DS90UB928QSQX/NOPB	ACTIVE	WQFN	RHS	48	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 105	UB928QSQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 8-May-2013

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90UB928QSQ/NOPB	WQFN	RHS	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS90UB928QSQE/NOPB	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS90UB928QSQX/NOPB	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1

www.ti.com 8-May-2013



\*All dimensions are nominal

7 III GIII IOI IOI IOI IOI III IOI								
Device	Device Package Type		kage Drawing Pins		Length (mm)	Width (mm)	Height (mm)	
DS90UB928QSQ/NOPB	WQFN	RHS	48	1000	367.0	367.0	38.0	
DS90UB928QSQE/NOPB	WQFN	RHS	48	250	213.0	191.0	55.0	
DS90UB928QSQX/NOPB	WQFN	RHS	48	2500	367.0	367.0	38.0	



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>