

www.ti.com

SNLS108B-NOVEMBER 1996-REVISED APRIL 2013

DS90CF583/DS90CF584 LVDS 24-Bit Color Flat Panel Display (FPD) Link— 65 MHz

Check for Samples: DS90CF583, DS90CF584


FEATURES

- 20 to 65 MHz Shift Clk Support
- Up to 227 Mbytes/s Bandwidth
- Cable Size is Reduced to Save Cost
- 290 mV Swing LVDS Devices for Low EMI
- Low Power CMOS Design (< 550 mW typ)
- Power-down Mode Saves Power (< 0.25 mW)
- PLL Requires No External Components
- Low Profile 56-Lead TSSOP Package
- Falling Edge Data Strobe
- Compatible with TIA/EIA-644 LVDS Standard
- Single Pixel Per Clock XGA (1024 x 768)
- Supports VGA, SVGA, XGA and Higher
- 1.8 Gbps Throughput

DESCRIPTION

The DS90CF583 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data sDS90CF563MTD is no longer available.treams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted. The DS90CF584 receiver converts the LVDS data streams back into 28 bits of CMOS/TTL data. At a transmit clock frequency of 65 MHz, 24 bits of RGB data and 4 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY, CONTROL) are transmitted at a rate of 455 Mbps per LVDS data channel. Using a 65 MHz clock, the data throughput is 227 Mbytes per second. These devices are offered with falling edge data strobes for convenient interface with a variety of graphics and LCD panel controllers.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.



BLOCK DIAGRAM

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.


OBSOLETE



SNLS108B-NOVEMBER 1996-REVISED APRIL 2013

www.ti.com

APPLICATION





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Copyright © 1996–2013, Texas Instruments Incorporated



SNLS108B-NOVEMBER 1996-REVISED APRIL 2013

www.ti.com

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage (V _{CC})			-0.3V to +6V
CMOS/TTL Input Voltage			-0.3V to (V _{CC} + 0.3V)
CMOS/TTL Output Voltage			-0.3V to (V _{CC} + 0.3V)
LVDS Receiver Input Voltage			-0.3V to (V _{CC} + 0.3V)
LVDS Driver Output Voltage			-0.3V to (V _{CC} + 0.3V)
LVDS Output Short Circuit Duration			Continuous
Junction Temperature			+150°C
Storage Temperature			−65°C to +150°C
Lead Temperature (Soldering, 4 sec)			+260°C
Maximum Power Dissipation @ 25°C	DGG0056A (TSSOP) Package:	DS90CF583	1.63W
		DS90CF584	1.61W
	Package Derating:	DS90CF583	12.5 mW/°C above +25°C
		DS90CF584	12.4 mW/°C above +25°C

If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
"Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be verified. They are not meant to imply that the device should be operated at these limits. "Electrical Characteristics" specify conditions for device operation.

(3) ESD Rating: HBM (1.5 kΩ, 100 pF) PLL $V_{CC} \ge 1000V$ All other pins $\ge 2000V$ EIAJ (0Ω, 200 pF) $\ge 150V$

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V _{CC})	4.75	5.0	5.25	V
Operating Free Air Temperature (T _A)	-10	+25	+70	°C
Receiver Input Range	0		2.4	V
Supply Noise Voltage (V _{CC})			100	mV _{P-P}

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS/T	TL DC SPECIFICATIONS				•	
VIH	High Level Input Voltage		2.0		V_{CC}	V
V _{IL}	Low Level Input Voltage		GND		0.8	V
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$	3.8	4.9		V
V _{OL}	Low Level Output Voltage	$I_{OL} = 2 \text{ mA}$		0.1	0.3	V
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA		-0.7 9	-1.5	V
I _{IN}	Input Current	V _{IN} = V _{CC} , GND, 2.5V or 0.4V		±5.1	±10	μA
I _{OS}	Output Short Circuit Current	$V_{OUT} = 0V$			-120	mA
LVDS D	RIVER DC SPECIFICATIONS					
V _{OD}	Differential Output Voltage	$R_L = 100\Omega$	250	290	450	mV
ΔV_{OD}	Change in V _{OD} between				35	mV
	Complementary Output States					
V _{CM}	Common Mode Voltage		1.1	1.25	1.37 5	V
ΔV_{CM}	Change in V_{CM} between				35	mV
	Complementary Output States					
V _{OH}	High Level Output Voltage			1.3	1.6	V
V _{OL}	Low Level Output Voltage		0.9	1.01		V
l _{os}	Output Short Circuit Current	$V_{OUT} = 0V, R_L = 100\Omega$		-2.9	-5	mA

Copyright © 1996–2013, Texas Instruments Incorporated

TEXAS INSTRUMENTS

SNLS108B-NOVEMBER 1996-REVISED APRIL 2013

www.ti.com

Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions		Min	Тур	Max	Units
l _{oz}	Output TRI-STATE Current	$\overline{Power Down} = 0V, V_{OUT} = 0V \text{ or } V_{CC}$			±1	±10	μA
LVDS R	ECEIVER DC SPECIFICATIONS	•					
V _{TH}	Differential Input High Threshold	V _{CM} = +1.2V				+100	mV
V _{TL}	Differential Input Low Threshold			-100			mV
I _{IN}	Input Current	V _{IN} = +2.4V	$V_{CC} = 5.5V$			±10	μA
		V _{IN} = 0V				±10	μA
TRANS	MITTER SUPPLY CURRENT	•					
I _{CCTW}	Transmitter Supply Current,	$R_{L} = 100\Omega, C_{L} = 5 \text{ pF},$	f = 32.5 MHz		49	63	mA
	Worst Case	Worst Case Pattern	f = 37.5 MHz		51	64	mA
		(Figure 3, Figure 5)	f = 65 MHz		70	84	mA
I _{CCTG}	Transmitter Supply Current,	$R_{L} = 100\Omega, C_{L} = 5 \text{ pF},$	f = 32.5 MHz		40	55	mA
	16 Grayscale	16 Grayscale Pattern	f = 37.5 MHz		41	55	mA
		(Figure 4, Figure 5)	f = 65 MHz		55	67	mA
I _{CCTZ}	Transmitter Supply Current,	Power Down = Low			1	25	μA
	Power Down						
RECEIV	ER SUPPLY CURRENT						
I _{CCRW}	Receiver Supply Current,	C _L = 8 pF,	f = 32.5 MHz		64	77	mA
	Worst Case	Worst Case Pattern	f = 37.5 MHz		70	85	mA
		(Figure 3, Figure 6)	f = 65 MHz		110	140	mA
I _{CCRG}	Receiver Supply Current,	C _L = 8 pF,	f = 32.5 MHz		35	55	mA
	16 Grayscale	16 Grayscale Pattern	f = 37.5 MHz		37	55	mA
		(Figure 4, Figure 6)	f = 65 MHz		55	67	mA
I _{CCRZ}	Receiver Supply Current,	Power Down = Low			1	10	μA
	Power Down						

Transmitter Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter		Min	Тур	Max	Units
LLHT	LVDS Low-to-High Transition Time (Figure 5)			0.75	1.5	ns
LHLT	LVDS High-to-Low Transition Time (Figure 5)			0.75	1.5	ns
TCIT	TxCLK IN Transition Time (Figure 7)				8	ns
TCCS	TxOUT Channel-to-Channel Skew ⁽¹⁾ (Figure 8)				350	ps
TCCD	TxCLK IN to TxCLK OUT Delay @ 25°C, V _{CC} = 5.0V		3.5		8.5	ns
	(Figure 11)					
TCIP	TxCLK IN Period (Figure 9)		15	т	50	ns
TCIH	TxCLK IN High Time (Figure 9)		0.35T	0.5T	0.65T	ns
TCIL	TxCLK IN Low Time (Figure 9)		0.35T	0.5T	0.65T	ns
TSTC	TxIN Setup to TxCLK IN (Figure 9)	f = 65 MHz	5	3.5		ns
THTC	TxIN Hold to TxCLK IN (Figure 9)		2.5	1.5		ns
TPDD	Transmitter Powerdown Delay (Figure 20)				100	ns
TPLLS	Transmitter Phase Lock Loop Set (Figure 13)				10	ms
TPPos0	Transmitter Output Pulse Position 0 (Figure 15)		-0.30	0	0.30	ns
TPPos1	Transmitter Output Pulse Position 1		1.70	1/7 T _{clk}	2.50	ns
TPPos2	Transmitter Output Pulse Position 2		3.60	2/7 T _{clk}	4.50	ns
TPPos3	Transmitter Output Pulse Position 3		5.90	3/7 T _{clk}	6.75	ns

(1) This limit based on bench characterization.



SNLS108B-NOVEMBER 1996-REVISED APRIL 2013

www.ti.com

Transmitter Switching Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units
TPPos4	Transmitter Output Pulse Position 4	8.30	4/7 T _{clk}	9.00	ns
TPPos5	Transmitter Output Pulse Position 5	10.40	5/7 T _{clk}	11.10	ns
TPPos6	Transmitter Output Pulse Position 6	12.70	6/7 T _{clk}	13.40	ns

Receiver Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter		Min	Тур	Мах	Units
CLHT	CMOS/TTL Low-to-High Transition Time (Figure 6)			2.5	4.0	ns
CHLT	CMOS/TTL High-to-Low Transition Time (Figure 6)			2.0	3.5	ns
RCOP	RxCLK OUT Period		15	Т	50	ns
RCOH	RxCLK OUT High Time	f = 65 MHz	7.8	9		ns
RCOL	RxCLK OUT Low Time	f = 65 MHz	3.8	5		ns
RSRC	RxOUT Setup to RxCLK OUT	f = 65 MHz	2.5	4.2		ns
RHRC	RxOUT Hold to RxCLK OUT	f = 65 MHz	4.0	5.2		ns
RCCD	RxCLK IN to RxCLK OUT Delay @ 25°C, V _{CC} = 5.0V		6.4		10.7	ns
	(Figure 12)					
RPLLS	Receiver Phase Lock Loop Set (Figure 14)				10	ms
RSKM	RxIN Skew Margin ⁽¹⁾ (Figure 16)	V _{CC} = 5V, T _A =25°C	600			ps
RPDD	Receiver Powerdown (Figure 19)				1	μs

(1) Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account transmitter output skew (TCCS) and the setup and hold time (internal data sampling window), allowing for LVDS cable skew dependent on type/length and source clock (TxCLK IN) jitter.RSKM ≥ cable skew (type, length) + source clock jitter (cycle to cycle)





Figure 3. "Worst Case" Test Pattern




www.ti.com

SNLS108B-NOVEMBER 1996-REVISED APRIL 2013




- (1) The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.
- (2) The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.
- (3) Figure 3 and Figure 4 show a falling edge data strobe (TxCLK IN/RxCLK OUT).
- (4) Recommended pin to signal mapping. Customer may choose to define differently.

Figure 4. "16 Grayscale" Test Pattern










6




XAS

ISTRUMENTS









Note:Measurements at Vdiff = 0V


Note: TCSS measured between earliest and latest LVDS edges.

Note: TxCLK Differential High→Low Edge

Figure 8. DS90CF583 (Transmitter) Channel-to-Channel Skew and Pulse Width









Copyright © 1996–2013, Texas Instruments Incorporated

OBSOLETE



www.ti.com




Figure 11. DS90CF583 (Transmitter) Clock In to Clock Out Delay




Figure 12. DS90CF584 (Receiver) Clock In to Clock Out Delay




Figure 13. DS90CF583 (Transmitter) Phase Lock Loop Set Time




Figure 14. DS90CF584 (Receiver) Phase Lock Loop Set Time

8





www.ti.com

SNLS108B-NOVEMBER 1996-REVISED APRIL 2013






Figure 15. Receiver LVDS Input Pulse Position Measurement



SW—Setup and Hold Time (Internal Data Sampling Window) TCCS—Transmitter Output Skew RSKM ≥ Cable Skew (type, length) + Source Clock Jitter (cycle to cycle) Cable Skew—typically 10 ps–40 ps per foot





TEXAS INSTRUMENTS

SNLS108B-NOVEMBER 1996-REVISED APRIL 2013

www.ti.com




Figure 18. Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CF583)




Figure 20. Transmitter Powerdown Delay

Pin Name	I/O	No.	Description
TxIN	I	28	TTL level input. This includes: 8 Red, 8 Green, 8 Blue, and 4 control lines—FPLINE, FPFRAME, DRDY and CNTL (also referred to as HSYNC, VSYNC, Data Enable, CNTL)
TxOUT+	0	4	Positive LVDS differential data output
TxOUT-	0	4	Negative LVDS differential data output
FPSHIFT IN	Т	1	TTL level clock input. The falling edge acts as data strobe
TxCLK OUT+	0	1	Positive LVDS differential clock output
TxCLK OUT-	0	1	Negative LVDS differential clock output
PWR DOWN	I	1	TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power down
V _{CC}	I	4	Power supply pins for TTL inputs

DS90CF583 Pin Descriptions—FPD Link Transmitter



www.ti.com

SNLS108B-NOVEMBER 1996-REVISED APRIL 2013

DS90CF583 Pin Descriptions—FPD Link Transmitter (continued)

Pin Name	I/O	No.	Description
GND	Ι	5	Ground pins for TTL inputs
PLL V _{CC}	Ι	1	Power supply pin for PLL
PLL GND	Ι	2	Ground pins for PLL
LVDS V _{CC}	Ι	1	Power supply pin for LVDS outputs
LVDS GND	Ι	3	Ground pins for LVDS outputs

DS90CF584 Pin Descriptions—FPD Link Receiver

Pin Name	I/O	No.	Description
RxIN+	Ι	4	Positive LVDS differential data inputs
RxIN-	Ι	4	Negative LVDS differential data inputs
RxOUT	0	28	TTL level data outputs. This includes: 8 Red, 8 Green, 8 Blue, and 4 control lines—FPLINE, FPFRAME, DRDY and CNTL (also referred to as HSYNC, VSYNC, Data Enable, CNTL)
RxCLK IN+	Ι	1	Positive LVDS differential clock input
RxCLK IN-	Ι	1	Negative LVDS differential clock input
FPSHIFT OUT	0	1	TTL level clock output. The falling edge acts as data strobe
PWR DOWN	Ι	1	TTL level input. Assertion (low input) maintains the receiver outputs in the previous state
V _{CC}	Ι	4	Power supply pins for TTL outputs
GND	Ι	5	Ground pins for TTL outputs
PLL V _{CC}	Ι	1	Power supply for PLL
PLL GND	Ι	2	Ground pin for PLL
LVDS V _{CC}	Ι	1	Power supply pin for LVDS inputs
LVDS GND	Ι	3	Ground pins for LVDS inputs

Connection Diagram

_	DS90CF583	_
V _{CC} 1 TxIN5 3 TxIN6 4 TxIN7 6 TxIN8 7 TxIN9 8 TxIN9 7 TxIN9 7 TxIN9 7 TxIN9 7 TxIN9 7 TxIN10 10 TxIN11 11 TxIN12 12 TxIN13 12 TxIN14 15 TxIN15 16 TxIN17 19 TxIN20 22 TxIN21 24 TxIN22 25 TxIN24 28 TxIN25 28		56 TxIN4 55 TxIN3 54 TxIN2 53 GND 52 TxIN1 51 TxIN2 50 TxIN2 50 TxIN27 49 LVDS GND 47 TxOUT0- 47 TxOUT0+ 46 TxOUT1- 45 TxOUT2- 41 TXOUT2- 41 TxOUT2- 41 TXOUT3- 37 TxCLK OUT- 38 TxCUC SGND 35 PLL GND 35 PLL GND 36 LVDS GND 37 TXOUT3- 36 PLU SG GND 37 PRR DWN 30 TXCLK IN 30 TXCLK IN 30 TXIN26 29 GND

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{c} 42 \\ R \times 102 - \frac{15}{15} \\ R \times 102 - \frac{16}{17} \\ R \times 102 + \frac{16}{17} \\ R \times 102 + \frac{17}{18} \\ R \times 1011 \\ R \times 103 - \frac{17}{18} \\ R \times 103 - \frac{19}{19} \\ R \times 103 - \frac{20}{19} \\ R \times 103 - \frac{20}{19} \\ R \times 103 - \frac{20}{19} \\ R \times 103 - \frac{17}{18} \\ R \times 1017 \\$

SNLS108B-NOVEMBER 1996-REVISED APRIL 2013

REVISION HISTORY

Changes from Revision A (April 2013) to Revision B

•	Changed layout of National Data Sheet to TI format	11
---	--	----



Page

www.ti.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications		
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive	
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications	
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers	
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps	
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy	
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial	
Interface	interface.ti.com	Medical	www.ti.com/medical	
Logic	logic.ti.com	Security	www.ti.com/security	
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense	
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video	
RFID	www.ti-rfid.com			
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com	
Wireless Connectivity	www.ti.com/wirelessconnectivity			

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated