

COMBINATION MOTOR DRIVER WITH DC-DC CONVERTER

Check for Samples: DRV8808

FEATURES

- Three DC Motor Drivers
 - Up to 2.5-A Current Chopping
 - Low Typical ON Resistance ($R_{DSON} = 0.5 \Omega$ at $T_J = 25^{\circ}C$)
- Three Integrated DC-DC Converters
 - ON/OFF Selectable Using CSELECT Pin and Serial Interface
 - Outputs Configurable With External Resistor Network From 1 V to 90% of V_M **Capability for All Three Channels**
 - 1.35-A Output Capability for All Three Channels

- One Integrated LDO Regulator
 - **Output Configurable With External Resistor** Network from 1 V to 2.5 V
 - 550-mA Output Capability
- 7-V to 40-V Operating Range
- Serial Interface for Communications
- **Thermally-Enhanced Surface-Mount Package** 48-Pin HTSSOP With PowerPAD™ (Eco-Friendly: RoHS and No Sb/Br)
- Power-Down Function (Deep-Sleep Mode)
- **Reset Signal Output (Active Low)**
- Reset (All Clear) Control Input

DESCRIPTION

The DRV8808 provides the integrated motor driver solution for printers. The chip has three full H-bridges and three buck DC-DC converters.

The output driver block for each consists of N-channel power MOSFETs configured as full H-bridges to drive the motor windings. The device can be configured to utilize internal or external current sense for winding current control.

The SPI input pins are 3.3-V compatible and have 5-V-tolerant inputs.

The DRV8808 has three dc-dc switch-mode buck converters to generate a programmable output voltage from 1 V up to 90% of V_M, with up to 1.35-A load current capability.

The device is configured using the CSELECT terminal at start up, and serial interface during run time.


An internal shutdown function is provided for overcurrent protection, short-circuit protection, undervoltage lockout, and thermal shutdown. Also, the device has the reset function at power on, and the input on nReset pin.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.



BLOCK DIAGRAM







TERMINAL FUNCTIONS

	TERMINAL I/O PU/P		DUIDD	SHUNT	DECORPORTION	
NO.	NAME	1/0	PU/PD	R	DESCRIPTION	
1	OD_A	0			Output for DC-DC switch mode regulator A	
2	OD_C	0			Output for DC-DC switch mode regulator C	
3	GND	-			Ground	
4	FB_C	1			Feedback signal for DC-DC converter C	
5	CSELECT	- 1	Up	200k	DC-DC converter startup selector	
6	TH_OUT	0			Temperature warning output (open drain)	
7	LOGIC_OUT	0			Information monitoring output (open drain)	
8	nORT	0			Reset output (open drain)	
9	ENA / STB	1	Down	100k	Enable input for DC motor A control / SPI STROBE	
10	PHA / CLK	- 1	Down	100k	Phase input for DC motor A control / SPI CLOCK	
11	ENB	- 1	Down	100k	Enable input for DC motor B control	
12	PHB	1	Down	100k	Phase input for DC motor B control	
13	ENC	1	Down	100k	Enable input for DC motor C control	
14	PHC / DATA	1	Down	100k	Phase input for DC motor C control / SPI DATA	
15	A_CONT	I	Down	100k	DC-DC A converter control (L = Enable)	
16	NC	NC			Do not connect	
17	V3p3	0			Bypass for internal 3.3-V regulator	
18	nSLEEP	1	Down	100k	Enable/disable, SPI selector	
19	nReset	I	Up	200k	Reset input (L: reset, H/open: normal operation)	
20	nWAKEUP	I	Up	200k	Wake-up pin for DeepSleep mode (L = WAKEUP)	
21	VLDO_OUT	0			LDO voltage regulator output	



TERMINAL FUNCTIONS (continued)

	TERMINAL		D11/DD	SHUNT	DECODIDETION	
NO.	NAME	I/O	PU/PD	R	DESCRIPTION	
22	VLDO_FB	I			LDO voltage regulator feed back	
23	VLDO_IN	I		LDO voltage regulator input		
24	FB_B	ı			Feedback signal for DC-DC converter B	
25	OD_B	0			Output for DC-DC switch mode regulator B	
26	GND	-			Ground	
27	VM	-			Voltage supply for motors and regulators	
28	A-	0			Motor drive output for winding A-	
29	RSKA / GND	I			Motor drive current sensing resistor A / GND Kelvin	
30	RSA / GND	0			Motor drive current sensing resistor A / GND power	
31	A+	0			Motor drive output for winding A+	
32	VM	-			Voltage supply for motors and regulators	
33	B+	0			Motor drive output for winding B+	
34	RSKB / GND	I			Motor drive current sensing resistor B / GND Kelvin	
35	RSB / GND	0			Motor drive current sensing resistor B / GND power	
36	B-	0			Motor drive output for winding B-	
37	VM	-			Voltage supply for motors and regulators	
38	VM	-			Voltage supply for motors and regulators	
39	C+	0			Motor drive output for winding C+	
40	RSKC / GND	I			Motor drive current sensing resistor C / GND Kelvin	
41	RSC / GND	0			Motor drive current sensing resistor C / GND power	
42	C-	0			Motor drive output for winding C-	
43	VM	-			Voltage supply for motors and regulators	
44	VCP	0			Charge pump output	
45	CP2	0			Charge pump bucket capacitor output (high side)	
46	CP1	0			Charge pump bucket capacitor output (low side)	
47	GND	-			Ground	
48	FB_A	1			Feedback signal for DC-DC converter A	






Figure 1. Input Pin Configuration




Figure 2. Open-Drain Output Pin Configuration



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		MAX	UNIT
V_{M}	Supply voltage	40	V
	Logic input voltage range, serial I/F, A_CONT, nReset, etc. (2)	-0.3 to 5.5	V
	TH_OUT, nORT, LOGIC_OUT, CSELECT	-0.3 to 3.6	V
	nWAKEUP	-0.3 to 8	V
	Continuous total power dissipation (in case $\theta_{JA} = 20^{\circ}\text{C/W}$)	4	W
	Continuous motor-drive output current for each H-bridge (100 ms)	2.5	Α
	Continuous dc-dc converter output current ⁽³⁾	1.35	Α
TJ	Operating junction temperature (1 hour)	190	°C
T _{stg}	Storage temperature range	-65 to 150	°C
	Lead temperature 1.6 mm (1/16 in) from case for 10 s	260	°C
	ESD levels on every pin, Human-Body Model (HBM)	2	kV

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The negative spike less than -5 V and narrower than 50-ns width should not cause any problem.

RECOMMENDED OPERATING CONDITIONS

	MIN	TYP	MAX	UNIT
Supply voltage range, V _M for motor control	18	27	38	V
Supply voltage range for dc-dc converter (V _M)	7	27	38	V
Operating ambient temperature range	-10		85	°C
Operating junction temperature range	0		135	°C

ELECTRICAL CHARACTERISTICS

 $T_J = 0$ °C to 135°C, $V_M = 7$ V to 38 V (unless otherwise noted)

PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
ep) Current			·		·	
Supply (sleep) current 1	nSLEEP = L,	dc-dc all off		3	5.5	mA
Supply (sleep) current 2	nSLEEP = L, Regulators enabled	V _M = 8 V, No load		6	8	mA
Supply (sleep) current 3	nSLEEP = L, Regulators enabled	V _M = 38 V, No load		6	8	mA
Supply (deep sleep) current ⁽¹⁾	V _M = 38 V			0.7	1	mA
ace Circuit						
Digital high-level input voltage	Digital inputs		2		3.6	V
Digital high-level input current	Digital inputs				100	μΑ
Digital low-level input voltage	Digital inputs				0.8	V
Digital low-level input current	Digital inputs				100	μΑ
Digital input hysteresis	Digital inputs			0.45		V
nReset input deglitch time			2.5		7.5	μs
A_CONT filter time ⁽²⁾			30		70	μs
p VCP (CP = 0.1 μF to 0.47 μF, Cl	olk = 0.01 µF ±20%)				·	
Output voltage	$I_{LOAD} = 0 \text{ mA},$	V _M > 15 V	V _M + 10	١	/ _M + 13	V
Switching frequency				1.6		MHz
	Supply (sleep) current 1 Supply (sleep) current 2 Supply (sleep) current 3 Supply (deep sleep) current 3 Supply (deep sleep) current (1) ace Circuit Digital high-level input voltage Digital high-level input current Digital low-level input voltage Digital low-level input current Digital input hysteresis nReset input deglitch time A_CONT filter time (2) p VCP (CP = 0.1 µF to 0.47 µF, CI Output voltage	Supply (sleep) current 1 Supply (sleep) current 2 Supply (sleep) current 2 Supply (sleep) current 2 Supply (sleep) current 3 Supply (sleep) current 3 Supply (sleep) current 3 Supply (deep sleep) current (1) Supply (deep sleep) current (1) Volume 1 Supply (deep sleep) current (1) Digital high-level input voltage Digital inputs Digital inputs	Supply (sleep) current 1 Supply (sleep) current 2 $nSLEEP = L$, $V_M = 8 V$, Regulators enabled No load Supply (sleep) current 3 $nSLEEP = L$, $V_M = 8 V$, Regulators enabled No load Supply (sleep) current 3 $nSLEEP = L$, $V_M = 38 V$, Regulators enabled No load Supply (deep sleep) current(1) $V_M = 38 V$ ace Circuit Digital high-level input voltage Digital inputs Digital high-level input current Digital inputs Digital low-level input voltage Digital inputs Digital low-level input current Digital inputs Digital input hysteresis Digital inputs Digital input hysteresis Digital inputs $N_M = 38 V$	Supply (sleep) current 1 Supply (sleep) current 2 $nSLEEP = L, V_M = 8 V, Regulators enabled No load$ Supply (sleep) current 3 $nSLEEP = L, V_M = 38 V, Regulators enabled No load$ Supply (sleep) current 3 $nSLEEP = L, V_M = 38 V, Regulators enabled No load$ Supply (deep sleep) current $V_M = V_M =$	Supply (sleep) current 1 Supply (sleep) current 2 Supply (sleep) current 2 Supply (sleep) current 2 Supply (sleep) current 3 Supply (sleep) current 3 Supply (sleep) current 3 Supply (sleep) current 3 Supply (deep sleep) current $^{(1)}$ V _M = 38 V Supply (deep sleep) current $^{(1)}$ V _M = 38 V Supply (deep sleep) current $^{(1)}$ Digital high-level input voltage Digital inputs Digital low-level input current Digital inputs Digital low-level input voltage Digital inputs Digital input hysteresis Digital inputs Digital input deglitch time A_CONT filter time $^{(2)}$ 30 PVCP (CP = 0.1 μ F to 0.47 μ F, Cblk = 0.01 μ F ±20%) Output voltage ILOAD = 0 mA, V _M > 15 V V _M + 10 V	Supply (sleep) current 1 $Ion SLEEP = L, Ion SLEEP$

⁽¹⁾ Deep Sleep shuts down majority of the device and runs minimal circuits (internal bias circuits and the nWAKEUP pin). Deep Sleep is entered by writing 1 to Setup Register, Bank 1, Bit 11. Device is restarted by pulling nWAKEUP pin low or power cycling V_M. Deep Sleep functionality only available for V_M > Vth_{VM+}.

⁽³⁾ May shut down due to regulator OCP.

⁽²⁾ A_CONT is filtered for both high and low levels.



 $T_1 = 0$ °C to 135°C, $V_M = 7$ V to 38 V (unless otherwise noted)

	PARAMETER TEST CONDITIONS		ONDITIONS	MIN	TYP	MAX	UNIT
t _{start}	Start-up time	C _{Storage} = 0.1 µF,	V _M ≥ 15 V		0.5	2	ms
V3p3 Outpu	t			•		•	
V_{3p3}	Output voltage ⁽³⁾			3	3.3	3.6	V
C _{bypass}	Output capacitor			0.08	0.1	10	μF
Internal Clo	ck OSCi						
f _{OSCi}	System clock rrequency			5.76	6.4	7.04	MHz
CSELECT fo	or DC-DC Startup Selection			•		•	
V _{CS0}	dc-dc all off			0		0.3	V
V _{CS1}	Turn ON ODB	Pull down by externa	al 200-kΩ resistor	1.3		2	V
V _{CS2}	Turn ON ODB then ODC	As pin open		3		3.6	V
VLDO Regu	lator (4)(5)(6)						
VLDO _{IN}	LDO input voltage			3		3.6	V
VLDO _{FB}	Feedback voltage				1		V
\/I DO	Outrast valtages	1 V ≤ VLDO _{OUT} ≤ 1.8	8 V		±5		%
VLDO _{OUT}	Output voltage range	1.8 V ≤ VLDO _{OUT} ≤ 2	2.5 V		±3		
I _{OUT}	Load capability					500	mA
I _{OCP}	OCP current				725	1100	mA
t _{ldeg}	OCP deglitch			3	8	13	μs
V _{ovp}	Overvoltage protection	% to nominal Voutx detected at VFB (VFB increasing)		25	30	35	%
V _{uvp}	Undervoltage protection	% to nominal Voutx detected at VFB (VFB decreasing)		-25	-30	-35	%
t _{Vdeg}	UVP/OVP deglitch time			3	8	13	μs
C _{L1}		Electrolytic load capa	acitance	27		120	μF
C _{ESR1}	Load bypass configuration 1	ESR of load capacita	ance	0.05		2	Ω
C _{C1}		Ceramic load capaci	tance	0		0.4	μF
C _{L2}		Electrolytic load capa	acitance	80	100	120	μF
C _{ESR2}	Load bypass configuration 2	ESR of load capacita	ance	0.05		0.2	Ω
C _{C2}		Ceramic load capaci	tance	0		3	μF
Three, DC-D	OC Converter					·	
$V_{M\ OPE_X}$	Operating supply voltage range ratio to V _{OUT}	I _O < 0.6 A	$Vth_{VM} < V_M < 7 V$			0.8 x V _M	V
			20 V < V _M < 38 V			0.9 x V _M	
ODx	Regulator output voltage	20 V < V _M < 40 V	0°C < T _J < 125°C	-3	Vo	3	%
			125°C < T _J < 135°C	-4	Vo	4	
		6.5 V < V _M < 20 V		-5	Vo	5	
		$V_{M} = 7 \text{ V}, V_{O} = 5.5 \text{ V}$	1	-5	Vo	5	
		$V_{M} = 7 \text{ V}, V_{O} = 1 \text{ V}$	0°C < T _J < 125°C	-3	Vo	3	
			125°C < T _J < 135°C	-4	Vo	4	
		$Vth_{VM-} < V_M < 6.5 V$, V _O ≤ 3.3 V	-5	Vo	5	
FBx	FBx pin voltage				1		V
I _{O ODx}	Output current (DC)	V _M > 15 V				1.35	Α
I _{O ODx2}	Output current (DC) at low V _M	$V_{\rm M} = 7 \text{ V}, V_{\rm O} = 5.5 \text{ V}$	l			0.6	Α

⁽³⁾ V3p3 bypass pin is not meant to be used as a supply.

⁽⁴⁾ LDO can be bypassed by either load configuration 1 or 2.

⁽⁵⁾ Typical values for external components should be chosen such that when the tolerance is added to the typical, the values remain between the maximum and minimum specifications listed.

⁽⁶⁾ When LDO is not used, recommend connecting VLDO_IN to GND, VLDO_OUT to GND, and VLDO_FB to FB_B.



 $T_J = 0$ °C to 135°C, $V_M = 7$ V to 38 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{O ODx3}	Output current (DC) at low V _M	$V_{M} = 7 \text{ V}, V_{O} = 3.3 \text{ V}$			1.2	Α
R _{DSON} ⁽⁷⁾	FET on-resistance at 0.8 A for	T _J = 70 °C		0.85	1.05	Ω
	OD_x V _M > 15 V	T _J = 135 °C		1	1.2	
L	Inductor	V _{OUT} = 1.0 V		150		μH
		V _{OUT} ≥ 3.3 V		330		
С	Capacitor	V _{OUT} = 1.0 V	270		330	μF
		V _{OUT} ≥ 3.3 V		220		
Three DC-D	C Converter Protection					
I _{O DD ODx}	Overcurrent detect for OD_x source	Peak current in each ON cycle	1.35		2.7	Α
t _{ODXdeg}	Cycle by cycle Idetect deglitch		100	200	400	ns
t _{ODXSD}	dc-dc shutdown filter	Number of consecutive cycles with Idetect		4		chop cycles
V _{ovpx}	Overvoltage protection	% to nominal Voutx detected at VFB (VFB increasing)	25	30	35	%
V _{uvpx}	Undervoltage protection	% to nominal Voutx detected at VFB (VFB decreasing)	-25	-30	-35	%
t _{VXdeg}	UVP/OVP deglitch time		3	8	13	μs
t _{sst}	Start-up time with soft start				56	ms
V _{stover}	Start-up overshoot	Ratio to Vo			3	%
V _M Supervis	sory ^{(8) (9)}		·		•	
Vth_{VM-}	nORT, for V_M low threshold	V _M decreasing	4.5	5	6	V
Vth_{VM+}	nORT, for V_M high threshold	V _M increasing	5.5	6	6.79	V
Vth_{VMh}	nORT, for $V_{\rm M}$ detect hysteresis	$Vth_{VM+} - Vth_{VM-}$	0.5	1		V
Vth_{VM2}	For motor driver off (10)				15	V
t_{VMfilt}	$Vth\ V_{M}\ monitor\ filtering\ time$	For Vth V _M detect	4		30	μs
t _{VM2filt}	$Vth \ V_{M2} \ monitor \ filtering \ time$	For Vth V _{M2} detect	30		60	ms
Thermal Sh	utdown: TSD (11) (12)	-				
T_{TSD}	Thermal shutdown set points		150	170	190	°C
t _{TSDdeg}	TSD deglitch time		30	60	90	μs
Temperatur	e Warning: Pre-TSD ⁽¹³⁾ (12)		·			
PreTSD	Temperature warning	Assert at TH_OUT pin	115	135	155	°C
Open-drain	outputs (nORT, Logic_OUT, TH_C	OUT)				
V _{OH}	High-state voltage	RL = 1 kΩ to 3.3 V	3			V
V _{OL} (14)	Low-state voltage	RL = 1 kΩ to 3.3 V			0.3	V
I _{OL} ⁽¹⁴⁾	Low-state sink current	Vo = 0.25 V	2			mA
t _r ⁽¹⁵⁾	Rise time	10% to 90%			1	μs
t _f (15)	Fall time	90% to 10%			50	ns

- R_{DSON} at T = 135°C guaranteed by characterization. Production test will be done at T = 25°C/70°C.
- (8) $V_{\rm M}$ must be $V_{\rm M}$ > Vth_{VM+} to start up internal dc-dc converter.
- When V_M goes down below Vth_{VM+}, the VUVPx (undervoltage protection in dc-dc) are masked. The dc-dc converter is shut off by nORT assertion at Vth_{VM} _.

 (10) No nORT assertion to Vth_{VM2} detection.
- (11) TSD does not need thermal hysteresis.
- (12) Parametric guaranteed by characterization. Not tested in production.
- (13) PreTSD does not need thermal hysteresis.
- (14) Production test only measures Vol and lol to ensure timing.
- (15) t_r and t_f dominated by external capacitance, pullup resistance, and open-drain NMOS R_{DSON} .



 $T_J = 0$ °C to 135°C, $V_M = 7$ V to 38 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
nORT Delay	r: Startup Sequence (16) (17)	,	1.			
Tord1	nORT delay 1	Reset deassertion from Vth _{VM+} < V _M , for DC/DC wake up failing	200	300	390	ms
Tord3	dc-dc turn on delay	From one dc-dc wake up to following dc-dc to go soft-start sequence	5	10	15	ms
Tord4	nORT delay 4	Reset deassertion from 2nd dc-dc wake up	60	120	180	ms
nReset Inpu	ıt ⁽¹⁶⁾					
Treset	nReset assertion to nORT assertion delay	nReset falling to nORT failing		5	10	μs
H-Bridge Dr	rivers (OUTX+ and OUTX-) Condition	on: V _M = 15 V to 38 V ⁽¹⁸⁾				
I _{OUT1(max)}	Peak output current 1	Less than 500-ns period			6.8	Α
I _{OUT2(max)}	Peak output current 2	Less than 100-ms period			2.42	Α
R _{DSON}	FET ON resistance at 0.8 A	$T_J = 70^{\circ}C$		0.55	0.65	Ω
		T _J = 135°C		0.7	0.85	
I _{CEX}	Output leakage current	VOUTX = 0 V or 10			10	μA
I _{OC Motor}	Motor overcurrent threshold for each H-bridge ⁽¹⁸⁾		3		8	Α
Fchop	Motor chopping frequency = FOSCM/8		90	100	110	kHz
DC Motor D	rivers	,	1.			
t _r	Rise time	V _M = 35 V 20% to 80%	50		200	nS
t _f	Fall time	V _M = 35 V 20% to 80%	50		200	nS
t _{PDOFF}	Enable or strobe detection to sink or source gate OFF delay		50	150	400	nS
t _{COD}	Crossover delay time to prevent shoot through		100 ⁽¹⁹⁾	600	1000	nS
t _{PDON}	Enable or strobe detection to sink or source gate ON delay			750		nS
t _{ldeg}	MISD BLANK	[00] ⁽²⁰⁾	1.80	2.25	2.95	μs
		[01] (21)	1.20	1.50	2.30	
		[10] (22)	2.35	3.00	3.65	
		[11] ⁽²³⁾	2.95	3.75	4.30	
T _{blank}	TBLANK	[00] (24)	3.05	3.45	5.50	μs
		[01] (25)	1.90	2.20	4.15	
		[10] ⁽²⁶⁾	4.15	4.70	6.75	
		[11] ⁽²⁷⁾	5.30	5.95	8.25	

⁽¹⁶⁾ This includes asynchronous timing deviation between the event to the timer clock.

⁽¹⁷⁾ nORT assertion delay is configurable and defined in the serial register section.

⁽¹⁸⁾ When the overcurrent is detected, all the H-bridges are shut down and assert nORT per shutdown configuration.

 ⁽¹⁹⁾ t_{COD}, P_{minp}, and P_{mine} not production tested.
 (20) 3 to 4 periods Fosc/4 + 1 Fosc

^{(21) 2} to 3 periods Fosc/4 + 1 Fosc

^{(22) 4} to 5 periods Fosc/4 + 1 Fosc

^{(23) 5} to 6 periods Fosc/4 + 1 Fosc

^{(24) 3} Fosc/8 (can add up to 1 additional Fosc/8 + 1.5 Fosc at phase or enable change due to asynchronous ambiguity)

^{(25) 2} Fosc/8 (can add up to 1 additional Fosc/8 + 1.5 Fosc at phase or enable change due to asynchronous ambiguity)

^{(26) 4} Fosc/8 (can add up to 1 additional Fosc/8 + 1.5 Fosc at phase or enable change due to asynchronous ambiguity)

^{(27) 5} Fosc/8 (can add up to 1 additional Fosc/8 + 1.5 Fosc at phase or enable change due to asynchronous ambiguity)



 $T_1 = 0$ °C to 135°C, $V_M = 7$ V to 38 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VRS _{TRIP} Internal current trip		00	1.18	1.4	1.62	Α
		01	1.48	1.7	1.92	
		10	1.68	1.9	2.12	
		11	1.98	2.2	2.42	
	External resistor sense voltage	00	165	185	205	mV
	trip threshold	01	190	210	230	
		10	240	260	280	
		11	290	310	330	
P _{minp}	Minimum pulse width (phase)	(19)			1	μs
P _{mine}	Minimum pulse width (enable)	(19)			1	μs
Serial Interf	ace ⁽²⁸⁾				·	
f(CLK)	Clock frequency				25	MHz
t _{wh} (CLK)	Minimum high-level pulse width		10			ns
t _{wl} (CLK)	Minimum low-level pulse width		10			ns
t _{dcs}	Setup time, DATA to CLK↓		10			ns
t _{dch}	Hold time, CLK↓ to DATA		10			ns
t _{dss}	Setup time, DATA to STROBE↑		10			ns
t _{dsh}	Hold time, STROBE↑ to DATA		10			ns
t _{css}	Setup time, CLK↓ to STROBE↑		20 (29)			ns
t _{csh}	Hold time, STROBE↑ to CLK↓		20 ⁽²⁹⁾			ns
t _{nss}	Setup time, nSLEEP↓ to STROBE↑		4 ⁽³⁰⁾			μs
t _{nsh}	Hold time, STROBE↑ to nSLEEP↑		10			ns
t _w (STRB)	Minimum strobe pulse width		20			ns
Serial Interf	ace: ID Monitor Function at Logic	out Pin, Extended Setup Mode ⁽³¹⁾				
t _{ODL}	0 data output delay bit 3 to 0 (ext-setup) = (1100)	From strobe rise to Logic_out (1 kΩ to external 3.3 V)			4000	ns
t _{ODH}	1 data output delay bit 3 to 0 (ext-setup) = (1111)				4000	ns

- (28) Serial interface timing will not be tested parametrically in production.
- (29) DATA value at STROBE is address bit for Setup and Extended Setup register so setup and hold times apply to DATA relative to STROBE. CLK and DATA also require setup and hold times relative to each other. Therefore, CLK and STROBE setup and hold timing is the summation of both.
- (30) Internal filter on nSLEEP to STROBE drives this specification.
- (31) Serial interface timing will not be tested parametrically in production.

Serial Interface


The device has a serial interface port (SIP) circuit block to control dc motor H-bridges, dc-dc regulators, and other functions, such as blanking time, OFF time, etc. Since the SIP shares its three lines with three of the motor control signals, the SIP is only available when nSLEEP is low.

Table 1. Serial Interface

nSLEEP	PIN 9	PIN 10	PIN 14	SIP FUNCTIONALITY
L	STB	CLK	DATA	Yes
Н	ENA	PHA	PHC	No



Sixteen-bit serial data is shifted least significant bit (LSB) first into the serial data input (DATA) shift register on the falling edge of the serial clock (CLK). After 16-bit data transfer, the strobe signal (Strobe) rising edge latches all the shifted data. During the data transferring, Strobe voltage level is ok with L level or H level.



NOTE

During startup (VM rising), nSLEEP input is set HI, suppressing false data latching caused by a rising edge on the STB signal. nSLEEP will remain HI until nORT is released (120 ms after dc-dc regulators come up).

Setup Mode, Extended Setup Mode, Power-Down Mode


The motor output mode is configured through the SIP (DATA, CLK and STROBE) when nSLEEP = L. After set up, the nSLEEP pin must be pulled high for normal motor drive control. The value on the DATA line at the positive edge of STROBE when nSLEEP is low, selects whether the data is written to the Setup or Extended Setup registers. Setup is selected for DATA = L; Extended Setup is selected for DATA = H.

The condition, which the device requires for set up (initialize), is after the nORT (Reset) output goes H level from L level (power on, recovery from $V_M < 7$ V). During nSLEEP in L level, all the motor-drive functions are shut down and their outputs are high-impedance state. This device forces motor-driver functions to shut down for the power-down mode, and is not damaged even if nSLEEP is asserted during motor driving.


Data is shifted at all times, regardless of nSLEEP. Care must be taken to ensure valid data has been shifted into the internal shift register, before the STROBE rising edge, occurs while nSLEEP is LO.



nSLEEP = L (Bit 16 = L): Setup Mode




nSLEEP = L (Bit 16 = H): Extended Setup Mode



A. For initial setup, nSleep state can be "Don't care" before the tss_min timing prior to the strobe.

Figure 3. Serial Interface Timing






A. It is recommended that after initial power up sequence, a serial command be performed to clear undefined data in the internal shift register. This will help avoid latching undefined data into SETUP and EXTENDED SETUP registers. SETUP and EXTENDED SETUP registers are properly initialized during power up, but internal shift register is not initialized.

Figure 4. Serial Peripheral Interface Block Diagram





A. During startup (VM rising), internally nSLEEP de-asserted to HI, suppressing false data latching caused by a rising edge on the STB signal. nSLEEP will remain HI until nORT is released (120 ms after dc-dc regulators come up).

Figure 5. Serial Peripheral Interface STROBE Blocking During Power Up



Operation Setup Register Bit Assignment

Table 2. Setup Registers (1) (2) (3)

BANK	BIT	FUNCTION	DEFAULT	COMMENT
	0	Tblank A 0	0	00: 3.75 μs, 01: 2.50 μs
	1	Tblank A 1	0	10: 5.00 µs, 11: 6.25 µs
	2	Tblank B 0	0	00: 3.75 μs, 01: 2.50 μs
	3	Tblank B 1	0	10: 5.00 µs, 11: 6.25 µs
	4	Tblank C 0	0	00: 3.75 μs, 01: 2.50 μs
	5	Tblank C 1	0	10: 5.00 µs, 11: 6.25 µs
	6	DC-DC A Minoff Time	0	0: 2.2 µs, 1: 6.6 µs
0	7	DC-DC A SW	1	
	8	DC-DC B SW	CSELECT	0: On 1: Off
	9	DC-DC C SW	CSELECT	1. 5
	10	MOTOR CHOPPING 0	0	00: 100 kHz, 01: 50 kHz
	11	MOTOR CHOPPING 1	0	10: 133 kHz, 11: 200 kHz
	12	RESET DELAY CONTROL	0	0: Disable, 1: Enable
	13	LDO ENABLE	Note 1	0: On, 1: Off
	14	DC-DC B Minoff Time	0	0: 2.2 μs, 1: 6.6 μs
	15	Bank Change	0	0: Bank0, 1: Bank1
	0	MISD BLANK AB 0	0	00: 2.25 μs, 01: 1.50 μs
	1	MISD BLANK AB 1	0	10: 3.00 µs, 11: 3.75 µs
	2	MISD BLANK C 0	0	00: 2.25 μs, 01: 1.50 μs
	3	MISD BLANK C 1	0	10: 3.00 µs, 11: 3.75 µs
	4	VRS A	0	0: Disable, 1: Enable
				VRSA = 0:
	5	VRS A Level 0	0	00: 1.4 A, 01: 1.7 A 10: 1.9 A, 11: 2.2 A
	6	VRS A Level 1	0	VRSA = 1: 00: 185 mV, 01: 210 mV 10: 260 mV, 11: 310 mV
	7	DC-DC C Minoff Time	0	0: 2.2 μs, 1: 6.6 μs
	8	VRS B	0	0: Disable, 1: Enable
1				VRSB = 0:
·	9	VRS B Level 0	0	00: 1.4 A, 01: 1.7 A 10: 1.9 A, 11: 2.2 A
				VRSB = 1:
	10	VRS B Level 1	0	00: 185 mV, 01: 210 mV 10: 260 mV, 11: 310 mV
	11	DEEP SLEEP	0	0: Disable, 1: Enable
	12	VRS C	0	0: Disable, 1: Enable
				VRSC = 0:
	13	VRS C Level 0	0	00: 1.4 A, 01: 1.7 A 10: 1.9 A, 11: 2.2 A
	14	VRS C Level 1	0	VRSC = 1: 00: 185 mV, 01: 210 mV 10: 260 mV, 11: 310 mV
	15	Bank Change	0	0: Bank0, 1: Bank1

 ⁽¹⁾ The LDO default follows the DC/DC B default value based on CSELECT.
 (2) All bits go to default for VM < Vth_{VM}, nReset = L.
 (3) RESET DELAY CONTROL set to 1 delays nORT assertion by 100 us typical. Range is 85 us to 125 us.



Operation Extended Setup Register Bit Assignment

Table 3. Extended Setup Register (1) (2)

BANK	BIT	FUNCTION	DEFAULT	COMMENT
NA 0	Signal Select 0	0	See Logic_Out Table	
	1	Signal Select 1	0	
	2	Signal Select 2	0	
	3	Signal Select 3	0	
	4	DCDC/LDO ISD Mask	0	0: Disable, 1: Enable
	5	DCDC/LDO VSD Mask	0	0: Disable, 1: Enable
	6	Motor ISD Mask	0	0: Disable, 1: Enable
	7	TSD Mask	0	0: Disable, 1: Enable
	8	Reset Mask C	0	0: Disable, 1: Enable
	9	Reset Mask B	0	0: Disable, 1: Enable
	10	Reset Mask A	0	0: Disable, 1: Enable
	11	Reset Mask SR	0	0: Disable, 1: Enable
	12	Pre TSD	0	0: TSD-20C, 1: Analog output
	13	TSD Cont0	0	See TSD Control Table
	14	TSD Cont1	0	
	15	MISD Cont	0	See MISD Control Table

Table 4. TSD Control – Operation After Detected TSD

TSD Cont1	TSD Cont0	DC-DC	MOTORS	nORT	LDO	RELEASED BY
0	0	OFF	OFF	LOW	OFF	$V_M < Vth_{VM-}$ or nReset = L
0	1	ON	OFF	HIGH	ON	V_M < Vth_{VM-} or nReset = L or nSLEEP L > H transition
1	0	ON	OFF	PULSE	ON	V _M < Vth _{VM} or nReset = L or nSLEEP L > H transition
1	1	OFF	OFF	LOW	OFF	V _M < Vth _{VM} or nReset = L

Table 5. MISD Control – Operation After Detected Motor OCP

MISD Cont	DC-DC	MOTORS	nORT	LDO	RELEASED BY
0	ON	OFF	PULSE (1)	ON	V _M < Vth _{VM} or nReset = L or nSLEEP L > H transition
1	OFF	OFF	LOW	OFF	$V_M < Vth_{VM-}$ or nReset = L

⁽¹⁾ PULSE in Control Tables is 40-ms duration.

 ⁽¹⁾ All bits go to default for V_M < Vth_{VM}, nReset = L.
 (2) Bits [11:8] are selective shutdown bits. Setting to a 1 makes faults on the associated regulator only shutdown that regulator and allows restart on an nSLEEP L > H transition. Setting to 0 shuts everything down and restarts only for $V_M < Vth_{VM-}$ or nReset = L.



Table 6. Logic_Out

SIGNAL SELECT	FUNCTION (Logic_out OUTPUT)					
0000	Detect OCP/UVP/OVP on A, output L					
0001	Detect OCP/UVP/OVP on B, output L					
0010	Detect OCP/UVP/OVP on C, output L					
0011	Detect OCP on DC-DC/LDO regulator, output L					
0100	Detect UVP, output L					
0101	Detect OVP, output L					
0110	Detect OCP on motor, output L					
0111	Detect TSD, output L					
1000	Revision code bit 0					
1001	Revision code bit 1					
1010	Revision code bit 2					
1011	Device code bit 0					
1100	Device code bit 1					
1101	N/A					
1110	Detect OCP/UVP/OVP on LDO regulator, output L					
1111	Detect OVP, output L Detect OCP on motor, output L Detect TSD, output L Revision code bit 0 Revision code bit 1 Revision code bit 2 Device code bit 0 Device code bit 1					

Deep Sleep Mode

Deep sleep mode can be entered by setting the deep sleep bit (bit 11) on the Setup register to HI. Once deep sleep mode is entered, every single subsystem is disabled, except the block necessary to regain power by making the nWAKEUP input pin LO.




Figure 6. Deep Sleep Mode



DC Motor Drive

H-bridges A, B, and C can be controlled by using the ENABLE_X and PHASE_X control lines.

The H-bridge driver operation is available for $V_M > 15 \text{ V}$.

Internal current sense functionality is present by default. External sensing can be enabled through the serial interface. If enabled, the sense resistor must be placed externally.

NOTE

A capacitor, not larger than 2200 pF, can be placed between each H-bridge output to GND for EMI suppression purposes. It will increase the peak current but will have no impact on the operation.




Figure 7. Crossover and Blanking Timing for H-Bridge

The dc motor H-bridges include a tBLANK period to ignore huge current spike due to rush current to varistor capacitance.

Short/Open for Motor Outputs

When a short/open situation happens, the protection circuit prevents device damage under certain conditions (short at start-up, etc).

Shutdown is released based on MISD Control in the Extended Setup register.

Table 7. DC Motor-Drive Truth Table (1)

FAULT CONDITION	nSleep	Enablex	Phasex	+ HIGH SIDE	+ LOW SIDE	– HIGH SIDE	- LOW SIDE
0	0	X	X	OFF	OFF	OFF	OFF
0	1	0	X	OFF	OFF	OFF	OFF
0	1	1	0	OFF	ON	ON	OFF
0	1	1	1	ON	OFF	OFF	ON
Motor OCP	X	X	X	OFF	OFF	OFF	OFF
TSD	Х	Х	Х	OFF	OFF	OFF	OFF

(1) X = Don't care



Charge Pump

The charge-pump voltage generator circuit utilizes, external storage, and bucket capacitors. It provides the necessary voltage to drive the high-side switches, for both dc-dc regulators and motor driver. The charge-pump circuit is driven at a frequency of 1.6 MHz (nom). Recommended bucket capacitance (connected from CP1 to CP2) is 10 nF, rated at 55 V (minimum), and storage capacitance is 0.1 μ F, at 16 V (minimum). The charge-pump storage capacitor, Cstorage, should be connected from the CP output to V_M.

For power save in sleep mode, the charge pump is stopped when N_SLEEP = L and all three regulators are turned OFF. When the part is powered up, the charge pump is started first after the CSELECT capture and, 10 ms later from the CP startup, the first regulator is started up.

Table 8. Charge Pump (1) (2)

FAULT CONDITION	DC-DC Ch-A	DC-DC Ch-B	DC-DC Ch-C	nSleep	CHARGE PUMP
X	OFF	OFF	OFF	0	OFF
X	ON	X	X	X	ON
X	X	ON	X	X	ON
X	X	X	ON	X	ON
0	X	X	X	1	ON
Motor OCP	X	X	X	1	ON
TSD	OFF	OFF	OFF	X	OFF

⁽¹⁾ X = Don't care

⁽²⁾ DC=DC status in fault condition is determined by serial register settings, TSD Control table, and MISD Control table. These tables define status of charge pump.






Figure 8. DC-DC Converter

This is a switch-mode regulator with integrated switches, to provide a programmed output set by the feedback terminal. The dc-dc converter has a variable duty cycle topology. External filtering (inductor and capacitor) and external catch diode are required. The output voltage is short circuit protected.

The regulator has a soft-start function to limit the rush current during start-up. It is achieved by using VFB ramp during soft start.

For unused dc-dc converter channels, the external components can be removed if the channel is set to inactive by the CSELECT pin and register bits. Recommend connecting unused FB pin to GND or V3p3 (pin 17).






Figure 9. Unused LDO Recommended Connections

For proper termination, it is recommended that, if left unused, the LDO terminals be connected in the following fashion:

- 1. LDO IN must be powered by an input voltage greater than 1 V.
- 2. LDO OUT must be left disconnected.

LDO Feed Back must be connected to the DC/DC Converter Channel B Feed Back terminal.

Table 9. CSELECT for Start-Up (1) (2) (3)

CSELECT	PIN VOLTAGE	DCDC_A	DCDC_B	DCDC_C
Gnd	0 V to 0.3 V	OFF	OFF	OFF
Pull down (by external 200 kΩ)	1.3 V to 2.0 V	OFF	ON	OFF
OPEN	3.0 V to 3.3 V	OFF	ON	ON

- (1) The CSELECT pin is connected to internal 3.3-V supply through 200-k Ω resister.
- (2) This CSELECT pin control is valid after the PowerON Reset is initiated. Once the Setup Register is set, the dc-dc control follows the bits 7 to 9 on the Setup Register, bank 0, until the next PowerON Reset event occurred.
- (3) For OPEN case, B starts up 1st and C follows after 10-ms delay.

Table 10. Regulator A Control


SETUP REGISTER BANK 0, BIT 7	A_CONT	DCDC_A
0	0	ON
0	1	OFF
1	0	OFF
1	1	OFF

nReset: Input for System Reset

nReset pin assertion stops all the dc-dc converters and H-bridges. It also resets all the register contents to default values. After deassertion of input, device follows the initial start-up sequence. The CSELECT state is captured after the nReset deassertion (L > H).

The input is pulled up to internal 3.3 V by a 200- $k\Omega$ resistor. When the pin is H or left open, the reset function is released. Also it has deglitch filter of 2.5 μ s to 7.5 μ s.






- A. Charge-pump wakeup delay, from 10 ms to 20 ms due to asynchronous event capture.
- B. When V_M crosses the Vth_{VM+} (about 6.0 V), the CSELECT state is captured. In case of the CSELECT being open (pulled up to internal 3.3 V), dc-dc regulator channels B and C are turned on.
- C. LDO OCP is masked during protection M\mask time.
- D. In order to avoid false SPI data latching caused by a rising edge on the STB signal, nSLEEP will remain high during the power up stage (VM rising) and until nORT is released.
- E. DC/DC Channel A follows the Regulator A Control table. During power up, DC/DC Channel A starts up disabled (SETUP BANK 0 [7] = 1).

Figure 10. Power-up Timing (Power up With DC-DC Turn on by CSELECT)






- A. Charge-pump wakeup delay, from 10 ms to 20 ms due to asynchronous event capture.
- B. LDO Enable follows DC/DC B Enable during power up and can be controlled using the SETUP register after power up.

Figure 11. Power-up Timing (Power up With LDO, Supplied by DCDC_B)






- A. Charge-pump wakeup delay, from 10 ms to 20 ms due to asynchronous event capture.
- B. LDO Enable follows DC/DC B Enable during power up and can be controlled using the SETUP register after power up. In this case, since LDO_IN is driven by DC/DC Channel C, LDO_OUT will follow DC/DC Channel C.

Figure 12. Power-up Timing (Power up With LDO, Supplied by DCDC_C)






- A. When V_M crosses the Vth_{VM+} (about 6 V) with CSELECT = GND, none of three regulators are turned ON. The nORT output is released to H after 300 ms from Vth_{VM+} crossing.
- B. LDO OCP is masked during protection mask time.

Figure 13. Power-up Timing (Power up Without DC-DC Turn on, CSELECT = GND)






- A. The regulator is started from the strobe input, same as the charge pump. No 10-ms waiting, because the VCP pin already reached to $V_M 0.7 \ V$.
- B. LDO OCP is masked during protection mask time.
- C. A_CONT must be LOW or OPEN for regulator A to turn on.

Figure 14. Power-up Timing (DC-DC Regulator Wakeup by Setup Register)






- A. A_CONT must be LOW or OPEN for regulator A to turn on.
- B. LDO OCP is masked during protection mask time.

Figure 15. Power-up Timing (DC-DC Regulator Wakeup by Setup Register, All Three Channels ON)



V_M Start-up/Power-Down and Glitch Condition

1. Start up with V_M glitch (not below Vth_{VM-})




A. LDO OCP is masked during protection mask time.

Figure 16.



2. Start up with V_M glitch (below Vth_{VM}-)



A. LDO OCP is masked during protection mask time.

Figure 17.



3. Power down (normal)






Figure 18.

4. Power down (glitch on V_M)






5. Power down (glitch on V_M below Vth_{VM-})



A. LDO OCP is masked during protection mask time.

Figure 20.



A. $2.5 \mu s < (nReset Deglitch + Output Delay) < 10 \mu s$

Figure 21. Shut Down by nReset




Blanking Time Insertion Timing for DC Motor Driving

For the dc motor-driving H-bridge, tBlank is inserted at each phase reversal and following each chopping cycle (once in every eight OSCM clocks).

For a large n number (5 or 6), tBlank setup may decrease the Itrip detect window. Care must be taken when optimizing this in the system.

Case A: Phase duty = 25%


- A*1 for setup bit = (1,0)
- A*2 for setup bit = (0,1)



- A. Setup register bit <1:0> = (1,0), tBlank = 5 μs (or bits <3:2>/<5:4> for H-bridge B/C channel)
- B. Setup register bit <1:0> = (0,1), tBlank = 2.5 µs (or bits <3:2>/<5:4> for H-bridge B/C channel)

Case B: Phase duty = 40%

- B*1 for setup bit = (1,0)
- B*2 for setup bit = (0,1)



- A. Setup register bit <1:0> = (1,0), tBlank = 5 μ s (or bits <3:2>/<5:4> for H-bridge B/C channel)
- B. Setup register bit <1:0> = (0,1), tBlank = 2.5 μ s (or bits <3:2>/<5:4> for H-bridge B/C channel)



Function Table in nORT, Power Down, V_M Conditions

The following is valid only when the protection control bits (in Extended Setup register) are all 0.

Table 11.

DEVICE STATUS	CHARGE PUMP	OSCM	nORT	MODE SETTING
nSleep	Active	Active	Inactive	Available
nORT	Inactive	Active	Active	Depend on power down
V _M < 6 V during power down	Active	Active	See timing chart	Depend on power down
4.5 V < V _M	Inactive	Inactive	Active	Unavailable

Table 12. Shutdown Functions

FAULT CONDITION	DCDC_A	DCDC_B	DCDC_C	MOTOR	nORT
DCDC_A UVP/OVP/OCP	Shut down	Shut down	Shut down	Shut down	Asserted (low)
DCDC_B UVP/OVP/OCP	Shut down	Shut down	Shut down	Shut down	Asserted (low)
DCDC_C UVP/OVP/OCP	Shut down	Shut down	Shut down	Shut down	Asserted (low)
Motor OCP	See MISD Control Table				
TSD	See TSD Control Table				

- Table is valid when the Protection and Reset Mask bits in the Extended Setup register are all 0.
- If Reset Mask (selective shutdown) bits are set, shutdown and release description is in the note following the Extended Setup register definition.
- DC-DC regulators are released at $V_M > Vth_{VM+}$ when V_M increasing. When V_M decreasing, regulators are shut down when $V_M < Vth_{VM-}$. When $Vth_{VM-} > Vth_{VM-}$, OVP and UVP are masked.
- Motor OCP shutdown release is specified in MISD Control Table.
- TSD shutdown release is specified in TSD Control Table.



PACKAGE OPTION ADDENDUM

2-Aug-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
DRV8808DCAR	ACTIVE	HTSSOP	DCA	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	8808	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DCA (R-PDSO-G48)

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES:

- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



DCA (R-PDSO-G48)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.



DCA (R-PDSO-G48)

PowerPAD ™ PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>