



**DAC7621** 

For most current data sheet and other product information, visit www.burr-brown.com

# 12-Bit, Parallel Input DIGITAL-TO-ANALOG CONVERTER

### **FEATURES**

- LOW POWER: 2.5mW
- FAST SETTLING: 7µs to 1 LSB
- 1mV LSB WITH 4.095V FULL-SCALE RANGE
- COMPLETE WITH REFERENCE
- 12-BIT LINEARITY AND MONOTONICITY OVER INDUSTRIAL TEMP RANGE
- ASYNCHRONOUS RESET TO 0V

## **APPLICATIONS**


- PROCESS CONTROL
- DATA ACQUISITION SYSTEMS
- CLOSED-LOOP SERVO-CONTROL
- PC PERIPHERALS
- PORTABLE INSTRUMENTATION

## DESCRIPTION

The DAC7621 is a 12-bit digital-to-analog converter (DAC) with guaranteed 12-bit monotonicity performance over the industrial temperature range. It requires a single +5V supply and contains an input register, latch, 2.435V reference, DAC, and high speed rail-to-rail output amplifier. For a full-scale step, the output will settle to 1 LSB within 7µs. The device consumes 2.5mW (0.5mA at 5V).

The parallel interface is compatible with a wide variety of microcontrollers. The DAC7621 accepts a 12-bit parallel word, has a double-buffered input logic structure and provides data readback. In addition, two control pins provide a chip select ( $\overline{CS}$ ) function and asynchronous clear ( $\overline{CLR}$ ) input. The  $\overline{CLR}$  input can be used to ensure that the DAC7621 output is 0V on power-up or as required by the application.

The DAC7621 is available in a 20-lead SSOP package and is fully specified over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

#### ELECTRICAL

At  $T_A$  = –40°C to +85°C, and  $V_{DD}$  = +5V, unless otherwise noted.

			DAC7621E		1			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION		12			*			Bits
ACCURACY Relative Accuracy <sup>(1)</sup> Differential Nonlinearity Zero-Scale Error Full Scale Voltage	Guaranteed Monotonic Code 000 <sub>H</sub> Code FFF <sub>H</sub>	-2 -1 -1 4.079	±1/2 ±1/2 +1 4.095	+2 +1 +3 4.111	-1 -1 * 4.087	±1/4 ±1/4 * 4.095	+1 +1 * 4.103	LSB LSB LSB V
ANALOG OUTPUT Output Current Load Regulation Capacitive Load Short-Circuit Current Short-Circuit Duration	Code $800_{H}$ $R_{LOAD} \ge 402\Omega$ , Code $800_{H}$ No Oscillation GND or $V_{DD}$	±5	±7 1 500 ±20 Indefinite	3	*	* * * * *	*	mA LSB pF mA
DIGITAL INPUT Data Format Data Coding Logic Family Logic Levels $V_{IH}$ $V_{IL}$ $I_{IH}$		S 0.7 • V <sub>DD</sub>	Parallel traight Bina CMOS	ry 0.3 ∙ V <sub>DD</sub> ±10	*	* * *	*	V V μA
DYNAMIC PERFORMANCE Settling Time <sup>(2)</sup> (t <sub>S</sub> ) DAC Glitch Digital Feedthrough	To ±1 LSB of Final Value		7 5 2	±10		* * *	*	μA μs nV-s nV-s
POWER SUPPLY V <sub>DD</sub> I <sub>DD</sub> Power Dissipation Power Supply Sensitivity	$\label{eq:V_IH} \begin{split} V_{IH} = 5V,  V_{IL} = 0V,  \text{No Load, at Code } 000_{H} \\ V_{IH} = 5V,  V_{IL} = 0V,  \text{No Load} \\ \Delta V_{DD} = \pm 5\% \end{split}$	+4.75	+5.0 0.5 2.5 0.001	+5.25 1 5 0.004	*	* * * *	* * * *	V mA mW %/%
TEMPERATURE RANGE Specified Performance		-40		+85	*		*	°C


\* Same specification as for DAC7621E.

NOTES: (1) This term is sometimes referred to as Linearity Error or Integral Nonlinearity (INL). (2) Specification does not apply to negative-going transitions where the final output voltage will be within 3 LSBs of ground. In this region, settling time may be double the value indicated.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



#### PIN CONFIGURATION



#### ABSOLUTE MAXIMUM RATINGS(1)

V <sub>DD</sub> to GND	to 6V
Digital Inputs to GND0.3V to V <sub>DD</sub> +	⊦ 0.3V
V <sub>OUT</sub> to GND0.3V to V <sub>DD</sub> +	⊦ 0.3V
Power Dissipation	25mW
Thermal Resistance, $\theta_{JA}$	)°C/W
Maximum Junction Temperature+	150°C
Operating Temperature Range40°C to -	+85°C
Storage Temperature Range65°C to +	150°C
Lead Temperature (soldering, 10s)+	300°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

#### PACKAGE/ORDERING INFORMATION

#### **PIN DESCRIPTIONS**

PIN	LABEL	DESCRIPTION
1	CLR	Reset. Resets the DAC register to zero. Active LOW. Asynchronous input.
2	V <sub>DD</sub>	Postive Power Supply
3	V <sub>OUT</sub>	DAC Output Voltage
4	AGND	Analog Ground
5	DGND	Digital Ground
6	DB11	Data Bit 11, MSB
7	DB10	Data Bit 10
8	DB9	Data Bit 9
9	DB8	Data Bit 8
10	DB7	Data Bit 7
11	DB6	Data Bit 6
12	DB5	Data Bit 5
13	DB4	Data Bit 4
14	DB3	Data Bit 3
15	DB2	Data Bit 2
16	DB1	Data Bit 1
17	DB0	Data Bit 0, LSB
18	R/W	Read and Write Control
19	CS	Chip Select. Active LOW.
20	LOADDAC	Loads the internal DAC register. The DAC register is a transparent latch and is transparent when $\overrightarrow{\text{LOADDAC}}$ is LOW (regardless of the state of $\overrightarrow{\text{CS}}$ or CLK).



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


PRODUCT	MINIMUM RELATIVE ACCURACY (LSB)	DIFFERENTIAL NONLINEARITY (LSB)	SPECIFICATION TEMPERATURE RANGE	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>	ORDERING NUMBER <sup>(2)</sup>	TRANSPORT MEDIA
DAC7621E " DAC7621EB "	±2 " ±1 "	±1 " ±1 "	-40°C to +85°C " -40°C to +85°C "	20-Lead SSOP " 20-Lead SSOP	334 " 334 "	DAC7621E DAC7621E/1K DAC7621EB DAC7621EB/1K	Rails Tape and Reel Rails Tape and Reel

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "DAC7621E/1K" will get a single 1000-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.



**DAC7621** 

#### TIMING DIAGRAMS



### TIMING SPECIFICATIONS

 $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ 

SYMBOL	DESCRIPTION	MIN	ТҮР	мах	UNITS
t <sub>RCS</sub>	CS LOW for Read	200			ns
t <sub>RDS</sub>	R/W HIGH to CS LOW	10			ns
t <sub>RDH</sub>	$R/\overline{W}$ HIGH after $\overline{CS}$ HIGH	0			ns
t <sub>DZ</sub>	CS HIGH to Data Bus in High Impedance		100		ns
t <sub>CSD</sub>	$\overline{\text{CS}}$ LOW to Data Bus Valid		100	160	ns
t <sub>WCS</sub>	CS LOW for Write	50			
t <sub>WS</sub>	$R/\overline{W}$ LOW to $\overline{CS}$ LOW	0			ns
t <sub>WH</sub>	$R/\overline{W}$ LOW after $\overline{CS}$ HIGH	5			ns
t <sub>DS</sub>	Data Valid to $\overline{CS}$ LOW	0			ns
t <sub>DH</sub>	Data Valid after $\overline{CS}$ HIGH	5			ns
t <sub>LWD</sub>	LOADDAC LOW	50			ns


#### LOGIC TRUTH TABLE

R/W	cs	LOADDAC	INPUT REGISTER	DAC REGISTER	MODE					
L	L	L	Write	Write	Write					
L	L	н	Write	Hold	Write Input					
н	L	н	Read	Hold	Read Input					
X	Н	L	Hold	Update	Update					
х	Н	н	Hold	Hold	Hold					
X = D	X = Don't Care.									





## **TYPICAL PERFORMANCE CURVES**


At  $T_{\text{A}}$  = +25°, and  $V_{\text{DD}}$  = 5V, unless otherwise specified.




PULL-DOWN VOLTAGE vs OUTPUT SINK CURRENT 1k ≣ 85°Ç (mV)≣ 100 Delta V<sub>OUT</sub> (mV) 25 10 LΠΛ 1 1 -40°C 0.1 Data = 000<sub>H</sub> . THUI 0.01 0.01 10 100 0.001 0.1 1 Current (mA)














## **TYPICAL PERFORMANCE CURVES (CONT)**


At T<sub>A</sub> = +25°, and V<sub>DD</sub> = 5V, unless otherwise specified.








MID-SCALE GLITCH PERFORMANCE












Time (500ns/div)


 $7FF_{H}$  to  $800_{H}$ 

BURR - BROWN **DAC7621** 


## **TYPICAL PERFORMANCE CURVES (CONT)**

At  $T_A = +25^\circ$ , and  $V_{DD} = 5V$ , unless otherwise specified.







LONG-TERM DRIFT ACCELERATED BY BURN-IN 8 144 Units 6 Output Voltage Change (mV) 4 2 0 min -2 avg -4 max -6 -8 200 0 400 600 800 1000 1200 Hours of Operation at +150°C



TOTAL UNADJUSTED ERROR HISTOGRAM








## **TYPICAL PERFORMANCE CURVES (CONT)**

At  $T_{A}$  = +25°, and  $V_{DD}$  = 5V, unless otherwise specified.



## **OPERATION**

The DAC7621 is a 12-bit digital-to-analog converter (DAC) complete with an input shift register, DAC register, laser-trimmed 12-bit DAC, on-board reference, and a rail-to-rail output amplifier. Figure 1 shows the basic operation of the DAC7621.

### INTERFACE

Figure 1 shows the basic connection between a microcontroller and the DAC7621. The interface consists of a Read/Write ( $R/\overline{W}$ ), data, and a load DAC signal (LOADDAC). In addition, a chip select ( $\overline{CS}$ ) input is available to enable the DAC7621 when there are multiple devices. The data format is Straight Binary. An asynchronous clear input ( $\overline{CLR}$ ) is provided to simplify start-up or periodic resets. Table I shows the relationship between input code and output voltage.

DAC7621 Full-Scale Range = 4.095V Least Significant Bit = 1mV								
DIGITAL INPUT CODE ANALOG OUTPUT STRAIGHT OFFSET BINARY (V) DESCRIPTION								
FFF <sub>H</sub> 801 <sub>H</sub> 800 <sub>H</sub> 7FF <sub>H</sub> 000 <sub>H</sub>	+4.095 +2.049 +2.048 +2.047 0	Full Scale Midscale + 1 LSB Midscale Midscale – 1 LSB Zero Scale						

TABLE I. Digital Input Code and Corresponding Ideal Analog Output. The digital data into the DAC7621 is double-buffered. This means that new data can be entered into the DAC without disturbing the old data and the analog output of the converter. At some point after the data has been entered into the serial shift register, this data can be transferred into the DAC register. This transfer is accomplished with a HIGH to LOW transition of the LOADDAC pin. However, the LOADDAC pin makes the DAC register transparent. If new data becomes available on the bus register while LOADDAC is LOW, the DAC output voltage will change as the data changes. To prevent this, CS must be returned HIGH prior to changing data on the bus.

At any time, the contents of the DAC register can be set to  $000_{\rm H}$  (analog output equals 0V) by taking the  $\overline{\rm CLR}$  input LOW. The DAC register will remain at this value until  $\overline{\rm CLR}$  is returned HIGH and  $\overline{\rm LOADDAC}$  is taken LOW to allow the contents of the input register to be transferred to the DAC register. If  $\overline{\rm LOADDAC}$  is LOW when  $\overline{\rm CLR}$  is taken LOW, the DAC register will be set to  $000_{\rm H}$  and the analog output driven to 0V. When  $\overline{\rm CLR}$  is returned HIGH, the DAC register and the analog output will respond accordingly.

### DIGITAL-TO-ANALOG CONVERTER

The internal DAC section is a 12-bit voltage output device that swings between ground and the internal reference voltage. The DAC is realized by a laser-trimmed R-2R ladder network which is switched by N-channel MOSFETs. The DAC output is internally connected to the rail-to-rail output operational amplifier.




FIGURE 1. Basic Operation of the DAC7621.






FIGURE 2. Simplified Schematic of Analog Portion.

#### **OUTPUT AMPLIFIER**

A precision, low-power amplifier buffers the output of the DAC section and provides additional gain to achieve a 0V to 4.095V range. The amplifier has low offset voltage, low noise, and a set gain of 1.682V/V (4.095/2.435). See Figure 2 for an equivalent circuit schematic of the analog portion of the DAC7621.

The output amplifier has a  $7\mu$ s typical settling time to  $\pm 1$  LSB of the final value. Note that there are differences in the settling time for negative-going signals versus positive-going signals.

The rail-to-rail output stage of the amplifier provides the full-scale range of 0V to 4.095V while operating on a supply voltage as low as 4.75V. In addition to its ability to drive resistive loads, the amplifier will remain stable while driving capacitive loads of up to 500pF. See Figure 3 for an equivalent circuit schematic of the amplifier's output driver and the Typical Performance Curves section for more information regarding settling time, load driving capability, and output noise.




FIGURE 3. Simplified Driver Section of Output Amplifier.

#### **POWER SUPPLY**

A BiCMOS process and careful design of the bipolar and CMOS sections of the DAC7621 result in a very low power device. Bipolar transistors are used where tight matching and low noise are needed to achieve analog accuracy, and CMOS transistors are used for logic, switching functions and for other low power stages.

If power consumption is critical, it is important to keep the logic levels on the digital inputs ( $R/\overline{W}$ , CLK,  $\overline{CS}$ ,  $\overline{LOADDAC}$ ,  $\overline{CLR}$ ) as close as possible to either  $V_{DD}$  or ground. This will keep the CMOS inputs (see "Supply Current vs Logic Input Voltages" in the Typical Performance Curves) from shunting current between  $V_{DD}$  and ground.

The DAC7621 power supply should be bypassed as shown in Figure 1. The bypass capacitors should be placed as close to the device as possible, with the  $0.1\mu$ F capacitor taking priority in this regard. The "Power Supply Rejection vs Frequency" graph in the Typical Performance Curves section shows the PSRR performance of the DAC7621. This should be taken into account when using switching power supplies or DC/DC converters.

In addition to offering guaranteed performance with  $V_{DD}$  in the 4.75V to 5.25V range, the DAC7621 will operate with reduced performance down to 4.5V. Operation between 4.5V and 4.75V will result in longer settling time, reduced performance, and current sourcing capability. Consult the "V<sub>DD</sub> vs Load Current" graph in the Typical Performance Curves section for more information.

BURR - BROWN®

### **APPLICATIONS**

### POWER AND GROUNDING

The DAC7621 can be used in a wide variety of situations from low power, battery operated systems to large-scale industrial process control systems. In addition, some applications require better performance than others, or are particularly sensitive to one or two specific parameters. This diversity makes it difficult to define definite rules to follow concerning the power supply, bypassing, and grounding. The following discussion must be considered in relation to the desired performance and needs of the particular system.

A precision analog component requires careful layout, adequate bypassing, and a clean, well-regulated power supply. As the DAC7621 is a single-supply, +5V component, it will often be used in conjunction with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it will be to achieve good performance.

The DAC7621 has separate analog ground and digital ground pins. The current through DGND is mostly switching transients and are up to 4mA peak in amplitude. The current through AGND is typically 0.5mA.

For best performance, separate analog and digital ground planes with a single interconnection point to minimize ground loops. The analog pins are located adjacent to each other to help isolate analog from digital signals. Analog signals should be routed as far as possible from digital signals and should cross them at right angles. A solid analog ground plane around the D/A package, as well as under it in the vicinity of the analog and power supply pins, will isolate the D/A from switching currents. It is recommended that DGND and AGND be connected directly to the ground planes under the package.

If several DAC7621s are used, or if sharing supplies with other components, connecting the AGND and DGND lines together at the power supplies once, rather than at each chip, may produce better results.

The power applied to  $V_{DD}$  should be well regulated and lownoise. Switching power supplies and DC/DC converters will often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between  $V_{DD}$  and  $V_{OUT}$ .

As with the GND connection,  $V_{DD}$  should be connected to a +5V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, the 10µF and 0.1µF capacitors shown in Figure 4 are strongly recommended and should be installed as close to  $V_{DD}$  and ground as possible. In some situations, additional bypassing may be required such as a 100µF electrolytic capacitor or even a "Pi" filter made up of inductors and capacitors—all designed to essentially lowpass filter the +5V supply, removing the high frequency noise (see Figure 4).




FIGURE 4. Suggested Power and Ground Connections for a DAC7621 Sharing a +5V Supply with a Digital System with a Single Ground Plane.



**DAC7621** 



9-Nov-2013

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
DAC7621E	(1) ACTIVE	SSOP	DB	20	70	(2) Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-3-260C-168 HR	-40 to 85	(4/5) DAC7621E	Samples
DAC7621E/1K	ACTIVE	SSOP	DB	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7621E	Samples
DAC7621E/1KG4	ACTIVE	SSOP	DB	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7621E	Samples
DAC7621EB	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7621E B	Samples
DAC7621EB/1K	ACTIVE	SSOP	DB	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7621E B	Samples
DAC7621EB/1KG4	ACTIVE	SSOP	DB	20	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7621E B	Samples
DAC7621EBG4	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7621E B	Samples
DAC7621EG4	ACTIVE	SSOP	DB	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7621E	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

9-Nov-2013

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated