

Burr-Brown Products from Texas Instruments





SBAS150A - AUGUST 1987 - REVISED FEBRUARY 2003

# CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTER Microprocessor Compatible

### FEATURES


- FOUR-QUADRANT MULTIPLICATION
- LOW-GAIN TC: 2ppm/°C typ
- MONOTONICITY ENSURED OVER TEMPERATURE
- SINGLE 5V TO 15V SUPPLY
- TTL/CMOS LOGIC COMPATIBLE
- LOW OUTPUT LEAKAGE: 10nA max
- LOW OUTPUT CAPACITANCE: 70pF max
- DIRECT REPLACEMENT FOR THE AD7545, PM-7545

# DESCRIPTION

The DAC7545 is a low-cost, CMOS, 12-bit, four-quadrant multiplying, digital-to-analog converter (DAC) with input data latches. The input data is loaded into the DAC as a 12-bit data word. The data flows through to the DAC when both the chip select ( $\overline{CS}$ ) and the write ( $\overline{WR}$ ) pins are at a logic low.

Laser-trimmed thin-film resistors and excellent CMOS voltage switches provide true 12-bit integral and differential linearity. The device operates on a single +5V to +15V supply and is available in an SO-20 package; devices are specified over the commercial temperature range.

The DAC7545 is well suited for battery-powered or other lowpower applications because the power dissipation is less than 0.5mW when used with CMOS logic inputs and  $V_{DD} = +5V$ .





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

 $T_A = +25^{\circ}C$ , unless otherwise noted.

V <sub>DD</sub> to DGND Digital Input to DGND	
V <sub>RFB</sub> , V <sub>RFF</sub> , to DGND	
V <sub>PIN 1</sub> to DGND	–0.3V, V <sub>DD</sub>
AGND to DGND	–0.3V, V <sub>DD</sub>
Power Dissipation: Any Package to +75°C	450mW
Derates above +75°C by	6mW/°C
Operating Temperature:	
Commercial J, K, L, and GL	–40°C to +85°C
Storage Temperature	–65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION


PRODUCT	RELATIVE ACCURACY (LSB)	GAIN ERROR (LSB) V <sub>DD</sub> = +5V	PACKAGE-LEAD		SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
DAC7545	±2	±20	SO-20	DW	-40°C to +85°C	DAC7545JU	DAC7545JU	Rails, 38
"	±1	±10	"	"	"	DAC7545KU	DAC7545KU	Rails, 38
DAC7545	±1/2	±5 SO-20		DW	-40°C to +85°C	DAC7545LU	DAC7545LU	Rails, 38
"	±1/2	±2	"	"	"	DAC7545GLU	DAC7545GLU	Rails, 38

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.

#### **PIN CONNECTIONS**



#### WRITE CYCLE TIMING DIAGRAM







# **ELECTRICAL CHARACTERISTICS**

 $V_{REF}$  = +10V,  $V_{OUT 1}$  = 0V, and ACOM = DCOM, unless otherwise specified.

			DAC	7545			
		V <sub>DD</sub> :	V <sub>DD</sub> = +5V V <sub>DD</sub> = +15V				
PARAMETER	GRADE	T <sub>A</sub> = +25°C	T <sub>MAX</sub> -T <sub>MIN</sub> <sup>(1)</sup>	T <sub>A</sub> = +25°C	T <sub>MAX</sub> -T <sub>MIN</sub> <sup>(1)</sup>	UNITS	TEST CONDITIONS/COMMENTS
STATIC PERFORMANCE							
Resolution	All	12	12	12	12	Bits	
Accuracy	J	±2	±2	±2	±2	LSB	
	К	±1	±1	±1	±1	LSB	
	L	±1/2	±1/2	±1/2	±1/2	LSB	
	GL	±1/2	±1/2	±1/2	±1/2	LSB	
Differential Nonlinearity	J	±4	±4	±4	±4	LSB	10-Bit Monotonic, $T_{MIN}$ to $T_{MAX}$
	ĸ	±1	±1	±1	±1	LSB	10-Bit Monotonic, T <sub>MIN</sub> to T <sub>MAX</sub>
	L	±1	±1	±1	±1	LSB	12-Bit Monotonic, $T_{MIN}$ to $T_{MAX}$
	GL	±1	±1	±1	±1	LSB	12-Bit Monotonic, $T_{MIN}$ to $T_{MAX}$
Gain Error (with internal R <sub>FB</sub> ) <sup>(2)</sup>	J	±20	±20	±25	±25	LSB	DAC register loaded with FFF <sub>H</sub>
	ĸ	±20 ±10	±10	±15	±15	LSB	Gain error is adjustable using
	L	±10 ±5	±6	±13 ±10	±10	LSB	the circuits in Figures 2 and 3.
	GL	±3 ±2	±0 ±3	±10 ±6	±10 ±7	LSB	the circuits in Figures 2 and 5.
Coin Tomporature Coofficient(3)	GL	±2	±3	ΞO	±1	LOD	e
Gain Temperature Coefficient <sup>(3)</sup>	A II			140	140		Turning IV (aluga in Orange (00
( $\Delta$ Gain/ $\Delta$ Temperature)	All	±5	±5	±10	±10		Typical Value is 2ppm/°C
					to to	or $V_{DD} = +$	-5
DC Supply Rejection <sup>(3)</sup>							
$(\Delta Gain/\Delta V_{DD})$	All	0.015	0.03	0.01	0.02	%/%	$\Delta V_{DD} \pm 5\%$
Output Leakage Current at Out 1	J, K, L, GL	10	50	10	50	nA	$DB_0 - DB_{11} = 0V; \overline{WR}, \overline{CS} = 0V$
DYNAMIC PERFORMANCE							
Current Settling Time <sup>(3)</sup>	All	2	2	2	2	μs	To 1/2 LSB. Out 1 Load = $100\Omega$
outfold octaining finite	7.00	-	-	-	-	μο	DAC output measured from
							falling edge of $\overline{WR}$ . $\overline{CS} = 0V$ .
Propagation Delay <sup>(3)</sup> (from digital input	All						
change to 90% of final analog output)		300		250		ns	Out 1 Load = $100\Omega$ . C <sub>EXT</sub> = $13pF^{(4)}$
Glitch Energy	All	400		250		nV-s <sup>(5)</sup>	V <sub>REF</sub> = ACOM
AC Feedback at I <sub>OUT</sub> 1	All	5	5	5	5	mVp-p <sup>(5)</sup>	$V_{REF} = \pm 10V$ , 10kHz Sine Wave
REFERENCE INPUT	_						
Input Resistance (pin 19 to AGND)	All	7	7	7	7	$k\Omega^{(6)}$	Input Resistance TC = 300ppm/°C <sup>(5</sup>
input Resistance (pin 19 to AGND)	All	25	25	25	25	kΩ	input Resistance TC = 500ppm/ C
		23	25	25	23	K22	
AC OUTPUTS							
Output Capacitance <sup>(3)</sup> : C <sub>OUT 1</sub>	All	70	70	70	70	pF	$DB_0 - DB_{11} = 0V; \overline{WR}, \overline{CS} = 0V$
C <sub>OUT 2</sub>	All	200	200	200	200	pF	$DB_0 - DB_{11} = V_{DD}; \overline{WR}, \overline{CS} = 0V$
DIGITAL INPUTS						-	
	A II	24	24	10 5	10.5	V(6)	
V <sub>IH</sub> (Input HIGH Voltage)	All	2.4	2.4	13.5	13.5	V	
V <sub>IL</sub> (Input LOW Voltage)	All	0.8	0.8	1.5	1.5		)/ 0)/ or )/
I <sub>IN</sub> (Input Current) <sup>(7)</sup>	All	±1	±10	±1	±10	μA	$V_{IN} = 0V \text{ or } V_{DD}$
Input Capacitance <sup>(3)</sup> : DB <sub>0</sub> -DB <sub>11</sub>	All	5	5	5	5	pF	$V_{IN} = 0V$
WR, CS	All	20	20	20	20	pF	V <sub>IN</sub> = 0V
SWITCHING CHARACTERISTICS <sup>(8)</sup>							
Chip Select to Write Setup Time, t <sub>CS</sub>	All	280	380	180	200	ns <sup>(6)</sup>	See Timing Diagram
		200	270	120	150	ns <sup>(5)</sup>	
Chip Select to Write Hold Time, t <sub>CH</sub>	All	0	0	0	0	ns <sup>(6)</sup>	
Write Pulse Width, t <sub>WR</sub>	All	250	400	160	240	ns <sup>(6)</sup>	$t_{CS} \ge t_{WR}, t_{CH} \ge 0$
······································		175	280	100	170	ns <sup>(5)</sup>	00 · WK, On = 2
Data Setup Time, t <sub>DS</sub>	All	140	210	90	120	ns <sup>(6)</sup>	
2010p, 105		100	150	60	80	ns <sup>(5)</sup>	
Data Hold Time, t <sub>DH</sub>	All	100	10	10	10	ns <sup>(6)</sup>	
	7.11			10		113.57	
POWER SUPPLY, I <sub>DD</sub>							
	All	2	2	2	2	mA	All Digital Inputs $V_{IL}$ or $V_{IH}$
	All	100	500	100	500	μΑ	All Digital Inputs 0V or V <sub>DD</sub>
	All	10	10	10	10	μA <sup>(5)</sup>	All Digital Inputs 0V or V <sub>DD</sub>

NOTES: (1) Temperature ranges—J, K, L, and GL:  $-40^{\circ}$ C to +85°C. (2) This includes the effect of 5ppm max, gain TC. (3) Ensured but not tested. (4) DB<sub>0</sub>-DB<sub>11</sub> = 0V to V<sub>DD</sub> or V<sub>DD</sub> to 0V. (5) Typical. (6) Minimum. (7) Logic inputs are MOS gates. Typical input current (+25°C) is less than 1nA. (8) Sample tested at +25°C to ensure compliance.



# DISCUSSION OF SPECIFICATIONS

#### **RELATIVE ACCURACY**

This term (also known as end point linearity) describes the transfer function of analog output to digital input code. Relative accuracy describes the deviation from a straight line after zero and full-scale have been adjusted.

#### DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the deviation from an ideal 1LSB change in the output, for adjacent input code changes. A differential nonlinearity specification of 1LSB ensures monotonicity.

#### **GAIN ERROR**

Gain error is the difference in measure of full-scale output versus the ideal DAC output; the ideal output for the DAC7545 is  $-(4095/4096)(V_{REF})$ . Gain error can be adjusted to zero using external trims, see the Applications section.

#### **OUTPUT LEAKAGE CURRENT**

The current that appears at OUT 1 with the DAC loaded with all zeros.

#### MULTIPLYING FEEDTHROUGH ERROR

The AC output error due to capacitive feedthrough from  $V_{\text{REF}}$  to OUT 1 with the DAC loaded with all zeros; this test is performed using a 10kHz sine wave.

#### **OUTPUT CURRENT SETTLING TIME**

The time required for the output to settle within  $\pm 0.5$  LSB of final value from a change in code of all zeros to all ones, or all ones to all zeros.

#### **PROPAGATION DELAY**

The delay of the internal circuitry is measured as the time from a digital code change to the point at which the output reaches 90% of final value.

#### DIGITAL-TO-ANALOG GLITCH IMPULSE

The area of the glitch energy measured in nanovolt-seconds. Key contributions to glitch energy are internal circuitry timing differences and charge injected from digital logic. The measurement is performed with  $V_{REF} = GND$ , an OPA600 as the output op amp, and  $G_1$  (phase compensation) = 0pF.

#### MONOTONICITY

Monotonicity assures that the analog output will increase or stay the same for increasing digital input codes. The DAC7545 is ensured monotonic to 12 bits, except the J grade is specified to be 10-bit monotonic.

#### **POWER-SUPPLY REJECTION**

Power-supply rejection is the measure of the sensitivity of the output (full-scale) to a change in the power-supply voltage.

## **CIRCUIT DESCRIPTION**

Figure 1 shows a simplified schematic of the DAC portion of the DAC7545. The current from the V<sub>REF</sub> pin is switched from OUT 1 to AGND by the FET switch. This circuit architecture keeps the resistance at the reference pin constant and equal to R<sub>LDR</sub>, so the reference can be provided by either a voltage or current, AC or DC, positive or negative polarity, and have a voltage range up to  $\pm$ 20V even with V<sub>DD</sub> = 5V. The R<sub>LDR</sub> is equal to R and is typically 11kW.

The output capacitance of the DAC7545 is code dependent and varies from a minimum value (70pF) at code 000h to a maximum (200pF) at code FFFh.

The input buffers are CMOS inverters, designed so that when the DAC7545 is operated from a 5V supply ( $V_{DD}$ ), the logic threshold is TTL-compatible. Being simple CMOS inverters, there is a range of operation where the inverters operate in the linear region and thus draw more supply current than normal. Minimizing this transition time through the linear region and insuring that the digital inputs are operated as close to the rails as possible will minimize the supply drain current.




FIGURE 1. Simplified DAC Circuit of the DAC7545.



### **APPLICATIONS**

#### UNIPOLAR OPERATION

Figure 2 shows the DAC7545 connected for unipolar operation. The high-grade DAC7545 is specified for a 1LSB gain error, so gain adjust is typically not needed; however, the resistors shown are for adjusting full-scale errors. The value of R<sub>1</sub> should be minimized to reduce the effects of mismatching temperature coefficients between the internal and external resistors. A range of adjustment of 1.5 times the desired range will be adequate. For example, for a DAC7545JP, the gain error is specified to be ±25LSB, therefore, a range of adjustment of ±37LSB will be adequate. Equation 1 results in a value of 458W for the potentiometer (use 500 $\Omega$ ).

$$R_{1} = \frac{R_{LADDER}}{4096} \left( 3 \bullet \text{Gain Error} \right)$$
(1)




FIGURE 2. Unipolar Binary Operation.

The addition of  $R_1$  will cause a negative gain error. To compensate for this error,  $R_2$  must be added. The value of  $R_2$  should be one-third the value of  $R_1$ .

The capacitor across the feedback resistor is used to compensate for the phase shift due to stray capacitances of the circuit board, the DAC output capacitance, and op amp input capacitance. Eliminating this capacitor will result in excessive ringing and an increase in glitch energy, therefore, this capacitor must be as small as possible to minimize settling time.

The circuit of Figure 2 can be used with input voltages up to  $\pm 20V$  as long as the output amplifier is biased to handle the excursions. Table I represents the analog output for four codes into the DAC for Figure 2.

#### **BIPOLAR OPERATION**

Figure 3 and Table II illustrate the recommended circuit and code relationship for bipolar operation. The DAC function uses offset binary code. The inverter,  $U_1$ , on the MSB line converts binary two's complement input code to offset binary code. If the inversion is done in software,  $U_1$  can be omitted.

BINARY CODE	ANALOG OUTPUT					
MSB LSB						
1111 1111 1111	-V <sub>IN</sub> (4095/4096)					
1000 0000 0000	$-V_{IN}$ (2048/4096) = $-1/2V_{IN}$					
0000 0000 0001	–V <sub>IN</sub> (1/4096)					
0000 0000 0000	0V					

TABLE I. Unipolar Codes.

DATA INPUT		ANALOG OUTPUT					
MSB	LSB						
0111 1111 1111		+V <sub>IN</sub> (2047/2048)					
0000 0000 0001		+V <sub>IN</sub> (1/2048)					
0000 0000 0000	)	0V					
1111 1111 1111		–V <sub>IN</sub> (1/2048)					
1000 0000 0000	)	-V <sub>IN</sub> (2048/2048)					

TABLE II. Binary Two's Complement Code Table for Circuit of Figure 3.

 $R_3$ ,  $R_4$ , and  $R_5$  must match within 0.01% and must be the same type of resistors (preferably wire-wound or metal foil), so that the temperature coefficients match; mismatch of  $R_3$  value to  $R_4$  causes both offset and full-scale error. Mismatch of  $R_5$  to  $R_4$  and  $R_3$  causes full-scale error.




FIGURE 3. Bipolar Operation (binary two's complement code).



#### DIGITALLY-CONTROLLED GAIN BLOCK

Figure 4 shows a circuit for a digitally-controlled gain block. The feedback for the op amp is made up of the FET switch and the R-2R ladder. The input resistor to the gain block is the R<sub>FB</sub> of the DAC7545. As the FET switch is in the feedback loop, a zero code into the DAC will result in the op amp having no feedback, and a saturated op amp output.




FIGURE 4. Digitally Controlled Gain Block.

## **APPLICATION HINTS**

CMOS DACs, such as the DAC7545, exhibit a code-dependent out resistance. The effect of this is a code-dependent differential nonlinearity at the amplifier output that depends on the offset voltage,  $V_{OS}$ , of the amplifier. Thus linearity depends upon the potential of OUT 1 and AGND being exactly equal to each other. Usually the DAC is connected to an external op amp with the noninverting input connected to AGND. The op amp selected should have a low input bias current and low  $V_{OS}$  and  $V_{OS}$  drift over temperature. The op amp offset voltage should be less than  $(25 \cdot 10^{-6})(V_{REF})$  over operating conditions. Suitable op amps are the OPA37 and the OPA627 for fixed

reference applications and low-bandwidth requirement; the OPA37 has low  $V_{OS}$  and does not require an offset trim. For wide bandwidth, high slew rate, or fast-settling applications, the OPA604 or 1/2 OPA2604 are recommended.

Unused digital inputs must be connected to  $V_{DD}$  or to DGND, this prevents noise from triggering the high impedance digital input. It is suggested that the unused digital inputs also be given a path to ground or  $V_{DD}$  through a 1mW resistor to prevent the accumulation of static charge if the PC card is unplugged from the system. In addition, in systems where the AGND to DGND connection is on a backplane, it is recommended that two diodes be connected in inverse parallel between AGND and DGND.

# INTERFACING TO MICROPROCESSORS

The DAC7545 can be directly interfaced to either an 8- or 16bit microprocessor through its 12-bit wide data latch using the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  controls.

An 8-bit processor interface is shown in Figure 5. It uses two memory addresses: one for the lower 8 bits and one for the upper 4 bits of data into the DAC via the latch.




FIGURE 5. 8-Bit Processor Interface.





11-Apr-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
DAC7545GLP	OBSOLETE	ZZ (BB)	ZZ222	20		TBD	Call TI	Call TI	-40 to 85		
DAC7545GLU	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7545GLU	
DAC7545GLUG4	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7545GLU	
DAC7545JP	OBSOLETE	ZZ (BB)	ZZ222	20		TBD	Call TI	Call TI	-40 to 85		
DAC7545JU	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7545JU	
DAC7545JUG4	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7545JU	
DAC7545KP	OBSOLETE	ZZ (BB)	ZZ222	20		TBD	Call TI	Call TI	-40 to 85		
DAC7545KU	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7545KU	
DAC7545KUG4	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7545KU	
DAC7545LP	OBSOLETE	ZZ (BB)	ZZ222	20		TBD	Call TI	Call TI	-40 to 85		
DAC7545LU	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7545LU	
DAC7545LUG4	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7545LU	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.



### PACKAGE OPTION ADDENDUM

11-Apr-2013


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



### LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated