

www.ti.com

#### SNAS321F-JUNE 2005-REVISED MARCH 2013

# DAC101S101/DAC101S101Q 10-Bit Micro Power, RRO Digital-to-Analog Converter

Check for Samples: DAC101S101, DAC101S101-Q1

### **FEATURES**

- DAC101S101Q is AEC-Q100 Grade 1 Qualified and is Manufactured on an Automotive Grade Flow.
- Ensured Monotonicity
- Low Power Operation
- Rail-to-Rail Voltage Output
- Power-on Reset to Zero Volts Output
- Wide Temperature Range of −40°C to +125°C
- Wide Power Supply Range of +2.7V to +5.5V
- Small Packages
- Power Down Feature

### **APPLICATIONS**

- Battery-Powered Instruments
- Digital Gain and Offset Adjustment
- Programmable Voltage & Current Sources
- Programmable Attenuators
- Automotive

### **KEY SPECIFICATIONS**

- Resolution 10 bits
- DNL +0.15, -0.05 LSB (typ)
- Output Settling Time 8 µs (typ)
- Zero Code Error 3.3 mV (typ)
- Full-Scale Error -0.06 %FS (typ)
- Power Consumption
  - Normal Mode, 0.63 mW (3.6V) / 1.41 mW (5.5V) typ
  - Pwr Down Mode, 0.14 μW (3.6V) / 0.33 μW (5.5V) typ

#### **Pin Configuration**




Figure 1. Package Number DDC0006A

### DESCRIPTION

The DAC101S101 is a full-featured, general purpose 10-bit voltage-output digital-to-analog converter (DAC) that can operate from a single +2.7V to 5.5V supply and consumes just 175  $\mu$ A of current at 3.6 Volts. The on-chip output amplifier allows rail-to-rail output swing and the three wire serial interface operates at clock rates up to 30 MHz over the specified supply voltage range and is compatible with standard SPI, QSPI, MICROWIRE and DSP interfaces. Competitive devices are limited to 20 MHz clock rates at supply voltages in the 2.7V to 3.6V range.

The supply voltage for the DAC101S101 serves as its voltage reference, providing the widest possible output dynamic range. A power-on reset circuit ensures that the DAC output powers up to zero volts and remains there until there is a valid write to the device. A power-down feature reduces power consumption to less than a microWatt.

The low power consumption and small packages of the DAC101S101 make it an excellent choice for use in battery operated equipment.

The DAC101S101 is a direct replacement for the AD5310 and is one of a family of pin compatible DACs, including the 8-bit DAC081S101 and the 12-bit DAC121S101. The DAC101S101 operates over the extended industrial temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C while the DAC101S101Q operates over the Grade 1 automotive temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C. The DAC101S101 is available in a 6-lead SOT and an 8-lead VSSOP and the DAC101S101Q is available in the 6-lead SOT only.




Figure 2. Package Number DGK0008A


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

SNAS321F-JUNE 2005-REVISED MARCH 2013

www.ti.com

Block Diagram



#### PIN DESCRIPTIONS

SOT (SOT-23) Pin No.	VSSOP Pin No.	Symbol	Description
1	4	V <sub>OUT</sub>	DAC Analog Output Voltage.
2	8	GND	Ground reference for all on-chip circuitry.
3	1	V <sub>A</sub>	Power supply and Reference input. Should be decoupled to GND.
4	7	D <sub>IN</sub>	Serial Data Input. Data is clocked into the 16-bit shift register on the falling edges of SCLK after the fall of SYNC.
5	6	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edges of this pin.
6	5	SYNC	Frame synchronization input for the data input. When this pin goes low, it enables the input shift register and data is transferred on the falling edges of SCLK. The DAC is updated on the 16th clock cycle unless SYNC is brought high before the 16th clock, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC.
	2, 3	NC	No Connect. There is no internal connection to these pins.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



SNAS321F-JUNE 2005-REVISED MARCH 2013

#### www.ti.com

#### Absolute Maximum Ratings (1)(2)(3)

5	
Supply Voltage, V <sub>A</sub>	6.5V
Voltage on any Input Pin	-0.3V to (V <sub>A</sub> + 0.3V)
Input Current at Any Pin <sup>(4)</sup>	10 mA
Package Input Current <sup>(4)</sup>	20 mA
Power Consumption at $T_A = 25^{\circ}C$	See <sup>(5)</sup>
ESD Susceptibility <sup>(6)</sup> Human Body Model Machine Model	2500V 250V
Soldering Temperature, Infrared, 10 Seconds <sup>(7)</sup>	235°C
Storage Temperature	−65°C to +150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.


- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) All voltages are measured with respect to GND = 0V, unless otherwise specified
- (4) When the input voltage at any pin exceeds the power supplies (that is, less than GND, or greater than V<sub>A</sub>), the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two.
- (5) The absolute maximum junction temperature (T<sub>J</sub>max) for this device is 150°C. The maximum allowable power dissipation is dictated by T<sub>J</sub>max, the junction-to-ambient thermal resistance (θ<sub>J</sub>A), and the ambient temperature (T<sub>A</sub>), and can be calculated using the formula P<sub>D</sub>MAX = (T<sub>J</sub>max T<sub>A</sub>) / θ<sub>JA</sub>. The values for maximum power dissipation will be reached only when the device is operated in a severe fault condition (e.g., when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.
- (6) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through ZERO Ohms.
- (7) See the section entitled "Surface Mount" found in any post 1986 Texas Instruments Linear Data Book for methods of soldering surface mount devices.

#### Operating Ratings (1) (2)

−40°C ≤ T <sub>A</sub> ≤ +105°C
$-40^{\circ}C \le T_{A} \le +125^{\circ}C$
+2.7V to 5.5V
-0.1 V to (V <sub>A</sub> + 0.1 V)
0 to 1500 pF
Up to 30 MHz

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

- (2) All voltages are measured with respect to GND = 0V, unless otherwise specified
- (3) To ensure accuracy, it is required that  $V_A$  be well bypassed.
- (4) The analog inputs are protected as shown below. Input voltage magnitudes up to V<sub>A</sub> + 300 mV or to 300 mV below GND will not damage this device. However, errors in the conversion result can occur if any input goes above V<sub>A</sub> or below GND by more than 100 mV. For example, if V<sub>A</sub> is 2.7V<sub>DC</sub>, ensure that −100mV ≤ input voltages ≤2.8V<sub>DC</sub> to ensure accurate conversions.



Texas Instruments

SNAS321F-JUNE 2005-REVISED MARCH 2013

#### Package Thermal Resistances

Package	θ <sub>JA</sub>
8-Lead VSSOP	240°C/W
6-Lead SOT	250°C/W

#### **Electrical Characteristics**

The following specifications apply for  $V_A = +2.7V$  to +5.5V,  $R_L = 2k\Omega$  to GND,  $C_L = 200$  pF to GND,  $f_{SCLK} = 30$  MHz, input code range 12 to 1011. Boldface limits apply for  $T_{MIN} \le T_A \le T_{MAX}$ : all other limits  $T_A = 25^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Conditions	Typical (1)	Limits (1)	Units (Limits)
STATIC PE	RFORMANCE	· ·			
	Resolution			10	Bits (min)
	Monotonicity			10	Bits (min)
INL	Integral Non-Linearity	Over Decimal codes 12 to 1011	±0.6	±2.8	LSB (max)
		V <sub>A</sub> = 2.7V to 5.5V	+0.15	+0.35	LSB (max)
DNL Differential Non-Linearity		-0.05	-0.2	LSB (min)	
ZE	Zero Code Error	$I_{OUT} = 0$	+3.3	+15	mV (max)
FSE	Full-Scale Error	$I_{OUT} = 0$	-0.06	-1.0	%FSR (max)
GE	Gain Error	All ones Loaded to DAC register	-0.10	±1.0	%FSR (max)
ZCED	Zero Code Error Drift		-20		μV/°C
		$V_A = 3V$	-0.7		ppm/°C
TC GE	Gain Error Tempco	$V_A = 5V$	-1.0		ppm/°C
OUTPUT CH	IARACTERISTICS	•	· · · · ·		
	Output Voltage Range	(2)		0 V <sub>A</sub>	V (min) V (max)
	Zero Code Output	V <sub>A</sub> = 3V, I <sub>OUT</sub> = 10 μA	1.8		mV
700		V <sub>A</sub> = 3V, I <sub>OUT</sub> = 100 μA	5.0		mV
ZCO		V <sub>A</sub> = 5V, I <sub>OUT</sub> = 10 μA	3.7		mV
		V <sub>A</sub> = 5V, I <sub>OUT</sub> = 100 μA	5.4		mV
		V <sub>A</sub> = 3V, I <sub>OUT</sub> = 10 μA	2.997		V
500		V <sub>A</sub> = 3V, I <sub>OUT</sub> = 100 μA	2.990		V
FSO	Full Scale Output	V <sub>A</sub> = 5V, I <sub>OUT</sub> = 10 μA	4.995		V
		V <sub>A</sub> = 5V, I <sub>OUT</sub> = 100 μA	4.992		V
		R <sub>L</sub> = ∞	1500		pF
	Maximum Load Capacitance	$R_L = 2k\Omega$	1500		pF
	DC Output Impedance		1.3		Ohm
	Output Short Circuit Current	$V_A = 5V, V_{OUT} = 0V,$ Input code = 3FFh	-63		mA
		$V_A = 3V, V_{OUT} = 0V,$ Input code = 3FFh	-50		mA
I <sub>OS</sub>		$V_A = 5V, V_{OUT} = 5V,$ Input code = 000h	74		mA
		$V_A = 3V, V_{OUT} = 3V,$ Input code = 000h	53		mA
OGIC INPL	JT	· · ·	I		u
I <sub>IN</sub>	Input Current <sup>(2)</sup>			±1	μA (max)
	$ a_{2}\rangle$	V <sub>A</sub> = 5V		0.8	V (max)
V <sub>IL</sub>	Input Low Voltage <sup>(2)</sup>	$V_A = 3V$		0.5	V (max)

Typical figures are at T<sub>J</sub> = 25°C, and represent most likely parametric norms. Test limits are specified to TI's AOQL (Average Outgoing Quality Level).

(2) This parameter is ensured by design and/or characterization and is not tested in production.



SNAS321F-JUNE 2005-REVISED MARCH 2013

www.ti.com

#### **Electrical Characteristics (continued)**

The following specifications apply for  $V_A = +2.7V$  to +5.5V,  $R_L = 2k\Omega$  to GND,  $C_L = 200$  pF to GND,  $f_{SCLK} = 30$  MHz, input code range 12 to 1011. **Boldface limits apply for T\_{MIN} \le T\_A \le T\_{MAX}**: all other limits  $T_A = 25^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Condi	tions	Typical	Limits (1)	Units (Limits)
N/	Input High Voltage (2)	$V_A = 5V$			2.4	V (min)
V <sub>IH</sub>	Input High Voltage	$V_A = 3V$			2.1	V (min)
CIN	Input Capacitance (2)				3	pF (max)
POWER RE	QUIREMENTS					
		Normal Mode	V <sub>A</sub> = 5.5V	256	332	μA (max)
		f <sub>SCLK</sub> = 30 MHz	V <sub>A</sub> = 3.6V	174	226	μA (max)
		Normal Mode	V <sub>A</sub> = 5.5V	221	297	μA (max)
		f <sub>SCLK</sub> = 20 MHz	V <sub>A</sub> = 3.6V	154	207	μA (max)
		Normal Mode	V <sub>A</sub> = 5.5V	145		μA (max)
		$f_{SCLK} = 0$	V <sub>A</sub> = 3.6V	113		µA (max)
I <sub>A</sub>	Supply Current (output unloaded)	All PD Modes,	$V_{A} = 5.0V$	83		μA (max)
		f <sub>SCLK</sub> = 30 MHz	$V_{A} = 3.0V$	42		μA (max)
		All PD Modes, f <sub>SCLK</sub> = 20 MHz	$V_{A} = 5.0V$	56		µA (max)
			$V_{A} = 3.0V$	28		μA (max)
		All PD Modes,	V <sub>A</sub> = 5.5V	0.06	1.0	μA (max)
		$f_{SCLK} = 0$ <sup>(2)</sup>	V <sub>A</sub> = 3.6V	0.04	1.0	μA (max)
	Nor	Normal Mode	V <sub>A</sub> = 5.5V	1.41	1.83	mW (max)
		f <sub>SCLK</sub> = 30 MHz	V <sub>A</sub> = 3.6V	0.63	0.81	mW (max)
		Normal Mode f <sub>SCLK</sub> = 20 MHz	V <sub>A</sub> = 5.5V	1.22	1.63	mW (max)
			V <sub>A</sub> = 3.6V	0.55	0.74	mW (max)
		Normal Mode	V <sub>A</sub> = 5.5V	0.80		µW (max)
5	Power Consumption (output	$f_{SCLK} = 0$	V <sub>A</sub> = 3.6V	0.41		µW (max)
P <sub>C</sub>	unloaded)	All PD Modes,	$V_{A} = 5.0V$	0.42		µW (max)
		f <sub>SCLK</sub> = 30 MHz	$V_{A} = 3.0V$	0.13		µW (max)
		All PD Modes,	V <sub>A</sub> = 5.0V	0.28		µW (max)
		f <sub>SCLK</sub> = 20 MHz	V <sub>A</sub> = 3.0V	0.08		µW (max)
		All PD Modes,	V <sub>A</sub> = 5.5V	0.33	5.5	µW (max)
		$f_{SCLK} = 0^{(3)}$	V <sub>A</sub> = 3.6V	0.14	3.6	µW (max)
1 /1	Device Efficiency	1 0 1	$V_A = 5V$	91		%
I <sub>OUT</sub> / I <sub>A</sub>	Power Efficiency	$I_{LOAD} = 2mA$ $V_A = 3V$		94		%

(3) This parameter is ensured by design and/or characterization and is not tested in production.

#### A.C. and Timing Characteristics

The following specifications apply for  $V_A = +2.7V$  to +5.5V,  $R_L = 2k\Omega$  to GND,  $C_L = 200$  pF to GND,  $f_{SCLK} = 30$  MHz, input code range 12 to 1011. Boldface limits apply for  $T_{MIN} \le T_A \le T_{MAX}$ : all other limits  $T_A = 25^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Conductions		Typical	Limits	Units (Limits)
f <sub>SCLK</sub>	SCLK Frequency				30	MHz (max)
t <sub>s</sub>	Output Voltage Settling Time	100h to 300h code change, $R_L = 2k\Omega$	C <sub>L</sub> ≤ 200 pF	5	7.5	µs (max)
SR	Output Slew Rate			1		V/µs
	Glitch Impulse	Code change from 200h	to 1FFh	12		nV-sec
	Digital Feedthrough			0.5		nV-sec

(1) This parameter is ensured by design and/or characterization and is not tested in production.

www.ti.com

SNAS321F-JUNE 2005-REVISED MARCH 2013

### A.C. and Timing Characteristics (continued)

The following specifications apply for  $V_A = +2.7V$  to +5.5V,  $R_L = 2k\Omega$  to GND,  $C_L = 200$  pF to GND,  $f_{SCLK} = 30$  MHz, input code range 12 to 1011. Boldface limits apply for  $T_{MIN} \le T_A \le T_{MAX}$ : all other limits  $T_A = 25^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Conductions	Typical	Limits	Units (Limits)
		$V_A = 5V$	6		μs
twu	Wake-Up Time	$V_A = 3V$	39		μs
1/f <sub>SCLK</sub>	SCLK Cycle Time			33	ns (min)
н	SCLK High time		5	13	ns (min)
L	SCLK Low Time		5	13	ns (min)
SUCL	Set-up Time SYNC to SCLK Rising Edge		-15	0	ns (min)
SUD	Data Set-Up Time		2.5	5	ns (min)
DHD	Data Hold Time		2.5	4.5	ns (min)
		$V_A = 5V$	0	3	ns (min)
t <sub>CS</sub> SCLK fall to rise	SCLK fall to rise of SYNC	$V_A = 3V$	-2	1	ns (min)
<u> </u>		$2.7 \le V_A \le 3.6$	9	20	ns (min)
SYNC	SYNC High Time	$3.6 \le V_A \le 5.5$	5	10	ns (min)

### **Specification Definitions**

- **DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB, which is  $V_{REF} / 1024 = V_A / 1024$ .
- **DIGITAL FEEDTHROUGH** is a measure of the energy injected into the analog output of the DAC from the digital inputs when the DAC outputs are not updated. It is measured with a full-scale code change on the data bus.
- **FULL-SCALE ERROR** is the difference between the actual output voltage with a full scale code (3FFh) loaded into the DAC and the value of V<sub>A</sub> x 1023 / 1024.
- **GAIN ERROR** is the deviation from the ideal slope of the transfer function. It can be calculated from Zero and Full-Scale Errors as GE = FSE ZE, where GE is Gain error, FSE is Full-Scale Error and ZE is Zero Error.
- **GLITCH IMPULSE** is the energy injected into the analog output when the input code to the DAC register changes. It is specified as the area of the glitch in nanovolt-seconds.
- **INTEGRAL NON-LINEARITY (INL)** is a measure of the deviation of each individual code from a straight line through the input to output transfer function. The deviation of any given code from this straight line is measured from the center of that code value. The end point method is used. INL for this product is specified over a limited range, per the Electrical Characteristics Tables.
- LEAST SIGNIFICANT BIT (LSB) is the bit that has the smallest value or weight of all bits in a word. This value

is

6

 $LSB = V_{REF} / 2^n$ 

where

- V<sub>REF</sub> is the supply voltage for this product
- "n" is the DAC resolution in bits, which is 10 for the DAC101S101

(1)

- **MAXIMUM LOAD CAPACITANCE** is the maximum capacitance that can be driven by the DAC with output stability maintained.
- **MONOTONICITY** is the condition of being monotonic, where the DAC has an output that never decreases when the output code increases.
- **MOST SIGNIFICANT BIT (MSB)** is the bit that has the largest value or weight of all bits in a word. Its value is 1/2 of V<sub>REF</sub>.



#### www.ti.com

**POWER EFFICIENCY** is the ratio of the output current to the total supply current. The output current comes from the power supply. The difference between the supply and output currents, is the power consumed by the device without a load.

**SETTLING TIME** is the time for the output to settle within 1/2 LSB of the final value.

- **WAKE-UP TIME** is the time for the output to settle within 1/2 LSB of the final value after the device is commanded to the active mode from any of the power down modes.
- **ZERO CODE ERROR** is the output error, or voltage, present at the DAC output after a code of 000h has been entered.

#### **Transfer Characteristic**




Figure 3. Input / Output Transfer Characteristic

### **Timing Diagram**





Figure 4. DAC101S101 Timing



www.ti.com

#### SNAS321F-JUNE 2005-REVISED MARCH 2013



### **Typical Performance Characteristics**

8



SNAS321F-JUNE 2005-REVISED MARCH 2013

INL vs. V<sub>A</sub>

+INL

-INL

5.0 5.5

4.0 4.5

+DNL

-DNL


20 25 30 35

+DNL

-DNL

60


50



70

80

SNAS321F-JUNE 2005-REVISED MARCH 2013




Copyright © 2005–2013, Texas Instruments Incorporated




www.ti.com

SNAS321F-JUNE 2005-REVISED MARCH 2013




**EXAS** 

**INSTRUMENTS** 



SNAS321F-JUNE 2005-REVISED MARCH 2013



www.ti.com

NSTRUMENTS

Texas

Copyright © 2005–2013, Texas Instruments Incorporated



SNAS321F-JUNE 2005-REVISED MARCH 2013

V<sub>A</sub> = 5V


4

5

#### www.ti.com

### **Typical Performance Characteristics (continued)**

 $f_{SCLK}$  = 30 MHz,  $T_A$  = 25C, Input Code Range 12 to 1011, unless otherwise stated



SNAS321F-JUNE 2005-REVISED MARCH 2013



www.ti.com

### FUNCTIONAL DESCRIPTION

#### **DAC Section**

The DAC101S101 is fabricated on a CMOS process with an architecture that consists of a resistor string and switches that are followed by an output buffer. The power supply serves as the reference voltage. The input coding is straight binary with an ideal output voltage of:

 $V_{OUT} = V_A x (D / 1024)$ 

where

 D is the decimal equivalent of the binary code that is loaded into the DAC register and can take on any value between 0 and 1023
(2)

#### **Resistor String**

The resistor string is shown in Figure 37. This string consists of 1024 equal valued resistors in series with a switch at each junction of two resistors, plus a switch to ground. The code loaded into the DAC register determines which switch is closed, connecting the proper node to the amplifier. This configuration ensures that the DAC is monotonic.




Figure 37. DAC Resistor String

### **Output Amplifier**

The output buffer amplifier is a rail-to-rail type, providing an output voltage range of 0V to  $V_A$ . All amplifiers, even rail-to-rail types, exhibit a loss of linearity as the output approaches the supply rails (0V and  $V_A$ , in this case). For this reason, linearity is specified over less than the full output range of the DAC. The output capabilities of the amplifier are described in the Electrical Characteristics Tables.

#### **Serial Interface**

The three-wire interface is compatible with SPI, QSPI and MICROWIRE as well as most DSPs. See the Timing Diagram for information on a write sequence.



#### www.ti.com

A write sequence begins by bringing the  $\overline{SYNC}$  line low. Once  $\overline{SYNC}$  is low, the data on the D<sub>IN</sub> line is clocked into the 16-bit serial input register on the falling edges of SCLK. On the 16th falling clock edge, the last data bit is clocked in and the programmed function (a change in the mode of operation and/or a change in the DAC register contents) is executed. At this point the  $\overline{SYNC}$  line may be kept low or brought high. In either case, it must be brought high for the minimum specified time before the next write sequence so that a falling edge of  $\overline{SYNC}$  can initiate the next write cycle.

Since the  $\overline{SYNC}$  and  $D_{IN}$  buffers draw more current when they are high, they should be idled low between write sequences to minimize power consumption.

#### Input Shift Register

The input shift register, Figure 38, has sixteen bits. The first two bits are "don't cares" and are followed by two bits that determine the mode of operation (normal mode or one of three power-down modes). The contents of the serial input register are transferred to the DAC register on the sixteenth falling edge of SCLK. See Timing Diagram, Figure 4.




Figure 38. Input Register Contents

Normally, the SYNC line is kept low for at least 16 falling edges of SCLK and the DAC is updated on the 16th SCLK falling edge. However, if SYNC is brought high before the 16th falling edge, the shift register is reset and the write sequence is invalid. The DAC register is not updated and there is no change in the mode of operation.

#### Power-On Reset

The power-on reset circuit controls the output voltage during power-up. The DAC register is filled with zeros and the output voltage is 0 Volts and remains there until a valid write sequence is made to the DAC.

#### Power-Down Modes

The DAC101S101 has four modes of operation. These modes are set with two bits (DB13 and DB12) in the control register.

DB13	DB12	Operating Mode			
0	0	Normal Operation			
0	1	Power-Down with $1k\Omega$ to GND			
1	0	Power-Down with $100k\Omega$ to GND			
1	1	Power-Down with Hi-Z			

When both DB13 and DB12 are 0, the device operates normally. For the other three possible combinations of these bits the supply current drops to its power-down level and the output is pulled down with either a  $1k\Omega$  or a  $100K\Omega$  resistor, or is in a high impedance state, as described in Table 1.

The bias generator, output amplifier, the resistor string and other linear circuitry are all shut down in any of the power-down modes. However, the contents of the DAC register are unaffected when in power-down. Minimum power consumption is achieved in the power-down mode with SCLK disabled and SYNC and  $D_{IN}$  idled low. The time to exit power-down (Wake-Up Time) is typically  $t_{WU}$  µsec as stated in the A.C. and Timing Characteristics Table.

Copyright © 2005–2013, Texas Instruments Incorporated



#### Applications Information

The simplicity of the DAC101S101 implies ease of use. However, it is important to recognize that any data converter that utilizes its supply voltage as its reference voltage will have essentially zero PSRR (Power Supply Rejection Ratio). Therefore, it is necessary to provide a noise-free supply voltage to the device.

#### DSP/Microprocessor Interfacing

Interfacing the DAC101S101 to microprocessors and DSPs is quite simple. The following guidelines are offered to hasten the design process.

#### ADSP-2101/ADSP2103 Interfacing

Figure 39 shows a serial interface between the DAC101S101 and the ADSP-2101/ADSP2103. The DSP should be set to operate in the SPORT Transmit Alternate Framing Mode. It is programmed through the SPORT control register and should be configured for Internal Clock Operation, Active Low Framing and 16-bit Word Length. Transmission is started by writing a word to the Tx register after the SPORT mode has been enabled.




Figure 39. ADSP-2101/2103 Interface

#### 80C51/80L51 Interface

<u>A serial interface between the DAC101S101 and the 80C51/80L51 microcontroller is shown in Figure 40.</u> The SYNC signal comes from a bit-programmable pin on the microcontroller. The example shown here uses port line P3.3. This line is taken low when data is to transmitted to the DAC101S101. Since the 80C51/80L51 transmits 8-bit bytes, only eight falling clock edges occur in the transmit cycle. To load data into the DAC, the P3.3 line must be left low after the first eight bits are transmitted. A second write cycle is initiated to transmit the second byte of data, after which port line P3.3 is brought high. The 80C51/80L51 transmit routine must recognize that the 80C51/80L51 transmits data with the LSB first while the DAC101S101 requires data with the MSB first.




Figure 40. 80C51/80L51 Interface

#### 68HC11 Interface

A serial interface between the DAC101S101 and the 68HC11 microcontroller is shown in Figure 41. The SYNC line of the DAC101S101 is driven from a port line (PC7 in the figure), similar to the 80C51/80L51.

The 68HC11 should be configured with its CPOL bit as a zero and its CPHA bit as a one. This configuration causes data on the MOSI output to be valid on the falling edge of SCLK. PC7 is taken low to transmit data to the DAC. The 68HC11 transmits data in 8-bit bytes with eight falling clock edges. Data is transmitted with the MSB first. PC7 must remain low after the first eight bits are transferred. A second write cycle is initiated to transmit the second byte of data to the DAC, after which PC7 should be raised to end the write sequence.




Figure 41. 68HC11 Interface



Microwire Interface

SNAS321F-JUNE 2005-REVISED MARCH 2013

#### www.ti.com

Figure 42 shows an interface between a Microwire compatible device and the DAC101S101. Data is clocked out on the rising edges of the SCLK signal.




Figure 42. Microwire Interface

#### **USING References as Power Supplies**

Recall the need for a quiet supply source for devices that use their power supply voltage as a reference voltage.

Since the DAC101S101 consumes very little power, a reference source may be used as the supply voltage. The advantages of using a reference source over a voltage regulator are accuracy and stability. Some low noise regulators can also be used for the power supply of the DAC101S101. Listed below are a few power supply options for the DAC101S101.

#### LM4130

The LM4130 reference, with its 0.05% accuracy over temperature, is a good choice as a power source for the DAC101S101. Its primary disadvantage is the lack of a 3V and 5V versions. However, the 4.096V version is useful if a 0 to 4.095V output range is desirable or acceptable. Bypassing the VIN pin with a  $0.1\mu$ F capacitor and the VOUT pin with a  $2.2\mu$ F capacitor will improve stability and reduce output noise. The LM4130 comes in a space-saving 5-pin SOT-23.




Figure 43. The LM4130 as a power supply

#### LM4050

Available with accuracy of 0.44%, the LM4050 shunt reference is also a good choice as a power regulator for the DAC101S101. It does not come in a 3 Volt version, but 4.096V and 5V versions are available. It comes in a space-saving 3-pin SOT-23.




Figure 44. The LM4050 as a power supply

#### SNAS321F-JUNE 2005-REVISED MARCH 2013

The minimum resistor value in the circuit of Figure 44 should be chosen such that the maximum current through the LM4050 does not exceed its 15 mA rating. The conditions for maximum current include the input voltage at its maximum, the LM4050 voltage at its minimum, the resistor value at its minimum due to tolerance, and the DAC101S101 draws zero current. The maximum DAC101S101 current in full operation. The conditions for minimum current include the input voltage at its minimum, the LM4050 voltage at its maximum due to tolerance, and the maximum current for regulation plus the maximum DAC101S101 current in full operation. The conditions for minimum current include the input voltage at its minimum, the LM4050 voltage at its maximum, the resistor value at its maximum due to tolerance, and the DAC101S101 draws its maximum current. These conditions can be summarized as

 $R(\min) = (V_{IN}(\max) - V_Z(\min) / (I_A(\min) + I_Z(\max)))$ 

where

- V<sub>Z</sub>(min) are the nominal LM4050 output voltages ± the LM4050 output tolerance over temperature
- I<sub>z</sub>(max) is the maximum allowable current through the LM4050
- I<sub>A</sub>(min) is the minimum DAC101S101 supply current

and


 $R(max) = (V_{IN}(min) - V_Z(max) / (I_A(max) + I_Z(min)))$ 

where

- V<sub>Z</sub>(max) are the nominal LM4050 output voltages ± the LM4050 output tolerance over temperature
- I<sub>Z</sub>(min) is the minimum current required by the LM4050 for proper regulation
- I<sub>A</sub>(max) is the maximum DAC101S101 supply current

#### LP3985

The LP3985 is a low noise, ultra low dropout voltage regulator with a 3% accuracy over temperature. It is a good choice for applications that do not require a precision reference for the DAC101S101. It comes in 3.0V, 3.3V and 5V versions, among others, and sports a low 30  $\mu$ V noise specification at low frequencies. Since low frequency noise is relatively difficult to filter, this specification could be important for some applications. The LP3985 comes in a space-saving 5-pin SOT-23 and 5-bump micro SMD packages.




An input capacitance of  $1.0\mu$ F without any ESR requirement is required at the LP3985 input, while a  $1.0\mu$ F ceramic capacitor with an ESR requirement of  $5m\Omega$  to  $500m\Omega$  is required at the output. Careful interpretation and understanding of the capacitor specification is required to ensure correct device operation.

#### LP2980

18

The LP2980 is an ultra low dropout regulator with a 0.5% or 1.0% accuracy over temperature, depending upon grade. It is available in 3.0V, 3.3V and 5V versions, among others.



(3)

(4)



www.ti.com




Figure 46. Using the LP2980 regulator

Like any low dropout regulator, the LP2980 requires an output capacitor for loop stability. This output capacitor must be at least  $1.0\mu$ F over temperature, but values of  $2.2\mu$ F or more will provide even better performance. The ESR of this capacitor should be within the range specified in the LP2980 data sheet. Surface-mount solid tantalum capacitors offer a good combination of small size and ESR. Ceramic capacitors are attractive due to their small size but generally have ESR values that are too low for use with the LP2980. Aluminum electrolytic capacitors are typically not a good choice due to their large size and have ESR values that may be too high at low temperatures.

#### **Bipolar Operation**

The DAC101S101 is designed for single supply operation and thus has a unipolar output. However, a bipolar output may be obtained with the circuit in Figure 47. This circuit will provide an output voltage range of  $\pm 5$  Volts. A rail-to-rail amplifier should be used if the amplifier supplies are limited to  $\pm 5$ V.




Figure 47. Bipolar Operation

The output voltage of this circuit for any code is found to be

 $V_{O} = (V_{A} \times (D / 1024) \times ((R1 + R2) / R1) - V_{A} \times R2 / R1)$ 

where

- D is the input code in decimal form
- With  $V_A = 5V$  and R1 = R2

V<sub>O</sub> = (10 x D / 1024) - 5V

A list of rail-to-rail amplifiers suitable for this application are indicated in Table 2.

АМР	PKGS	Typ V <sub>OS</sub>	Typ I <sub>SUPPLY</sub>
LMC7111	SOT-23-5	0.9 mV	25 µA
LM7301	SOIC-8 SOT-23-5	0.03 mV	620 µA
LM8261	SOT-23-5	0.7 mV	1 mA

Table 2.	Some	Rail-to-Rail	Amplifiers
----------	------	--------------	------------

(5)

(6)

#### SNAS321F-JUNE 2005-REVISED MARCH 2013



www.ti.com

### Layout, Grounding, and Bypassing

For best accuracy and minimum noise, the printed circuit board containing the DAC101S101 should have separate analog and digital areas. The areas are defined by the locations of the analog and digital power planes. Both of these planes should be located in the same board layer. There should be a single ground plane. A single ground plane is preferred if digital return current does not flow through the analog ground area. Frequently a single ground plane design will utilize a "fencing" technique to prevent the mixing of analog and digital ground current. Separate ground planes should only be utilized when the fencing technique is inadequate. The separate ground planes must be connected in one place, preferably near the DAC101S101. Special care is required to ensure that digital signals with fast edge rates do not pass over split ground planes. They must always have a continuous return path below their traces.

The DAC101S101 power supply should be bypassed with a 10 $\mu$ F and a 0.1 $\mu$ F capacitor as close as possible to the device with the 0.1 $\mu$ F right at the device supply pin. The 10 $\mu$ F capacitor should be a tantalum type and the 0.1 $\mu$ F capacitor should be a low ESL, low ESR type. The power supply for the DAC101S101 should only be used for analog circuits.

Avoid crossover of analog and digital signals and keep the clock and data lines on the component side of the board. The clock and data lines should have controlled impedances.

SNAS321F-JUNE 2005-REVISED MARCH 2013

# **REVISION HISTORY**

Changes from Revision E (March 2013) to Revision F						
•	Changed layout of National Data Sheet to TI format	20				



www.ti.com

21



1-Nov-2013

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DAC101S101CIMK/NOPB	ACTIVE	SOT	DDC	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 105	X63C	Samples
DAC101S101CIMKX/NOPB	ACTIVE	SOT	DDC	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 105	X63C	Samples
DAC101S101CIMM	NRND	VSSOP	DGK	8	1000	TBD	Call TI	Call TI	-40 to 105	X62C	
DAC101S101CIMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 105	X62C	Samples
DAC101S101CIMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 105	X62C	Samples
DAC101S101QCMK/NOPB	ACTIVE	SOT	DDC	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	X63Q	Samples
DAC101S101QCMKX/NOPB	ACTIVE	SOT	DDC	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	X63Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



# PACKAGE OPTION ADDENDUM

1-Nov-2013

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF DAC101S101, DAC101S101-Q1 :

• Catalog: DAC101S101

• Automotive: DAC101S101-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC101S101CIMK/NOPB	SOT	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DAC101S101CIMKX/NOP B	SOT	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DAC101S101CIMM	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC101S101CIMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC101S101CIMMX/NOP B	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
DAC101S101QCMK/NOP B	SOT	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DAC101S101QCMKX/NO PB	SOT	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

23-Sep-2013



*All dimensions are nominal									
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)		
DAC101S101CIMK/NOPB	SOT	DDC	6	1000	210.0	185.0	35.0		
DAC101S101CIMKX/NOP B	SOT	DDC	6	3000	210.0	185.0	35.0		
DAC101S101CIMM	VSSOP	DGK	8	1000	210.0	185.0	35.0		
DAC101S101CIMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0		
DAC101S101CIMMX/NOP B	VSSOP	DGK	8	3500	367.0	367.0	35.0		
DAC101S101QCMK/NOPB	SOT	DDC	6	1000	210.0	185.0	35.0		
DAC101S101QCMKX/NOP B	SOT	DDC	6	3000	210.0	185.0	35.0		

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DDC (R-PDSO-G6)


PLASTIC SMALL-OUTLINE



Α. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. Β.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AA (6 pin).





NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

C. Publication IPC-7351 is recommended for alternate designs.

D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated