# CLC5955

CLC5955 11-bit, 55MSPS Broadband Monolithic A/D Converter



Literature Number: SNWS007A

# CLC5955 11-bit, 55MSPS Broadband Monolithic A/D Converter

### **General Description**

The CLC5955 is a monolithic 11-bit, 55MSPS analog-to-digital converter. The device has been optimized for use in IF-sampled digital receivers and other applications where high resolution, high sampling rate, wide dynamic range, low power dissipation, and compact size are required. The CLC5955 features differential analog inputs, low jitter differential universal clock inputs, a low distortion track-and-hold with 0-300MHz input bandwidth, a bandgap voltage reference, data valid clock output, TTL compatible CMOS (3.3V or 2.5V) programmable output logic, and a proprietary multistage quantizer. The CLC5955 is fabricated on the ABIC-V 0.8 micron BiCMOS process.

The CLC5955 features a 74dBc spurious free dynamic range (SFDR) and a 64dB signal to noise ratio (SNR). The wideband track-and-hold allows sampling of IF signals to greater than 250MHz. The part produces two-tone, dithered, SFDR of 83dBFS at 75MHz input frequency. The differential analog input provides excellent common mode rejection, while the differential universal clock inputs minimize jitter. The 48-pin TSSOP package provides an extremely small footprint for applications where space is a critical consideration. The CLC5955 operates from a single +5V power supply. Operation over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C is guaranteed. National Semiconductor tests each part to verify compliance with the guaranteed specifications.

### Features

- 55MSPS
- Wide dynamic range SFDR: 74dBc SFDR w/dither: 85dBFS SNR: 64dB
- IF sampling capability
- Input bandwidth = 0-300MHz
- Low power dissipation: 640mW
- Very small package: 48-pin TSSOP


**Actual Size** 

- Single +5V supply
- Data valid clock output
  Programmable output levels: 3.3V or 2.5V

### Applications

- Cellular base-stations
- Digital communications
- Infrared/CCD imaging
- IF sampling
- Electro-optics
- Instrumentation
- Medical imaging
- · High definition video

R



© 2002 National Semiconductor Corporation Printed in the U.S.A.

CLC5955 Electrical Characteristics (V <sub>cc</sub> = +5V, 55MSPS; unless specified) (T <sub>min</sub> = -40°C, T <sub>max</sub> = +85°C)							
PARAMETERS	CONDITIONS	TEMP	P RATINGS		UNITS	NOTES	
			MIN	TYP	MAX		2
	f <sub>in</sub> = 25MHz, A <sub>in</sub> = -1dBFS f <sub>in</sub> = 25MHz, A <sub>in</sub> = -1dBFS	Full Full Full +25°C +25°C	55 60 65	11 2.048 75 64 74		Bits V MSPS dBFS dBc	1 1 1 1
<b>DYNAMIC PERFORMANCE</b> large-signal bandwidth overvoltage recovery time effective aperture delay (Ta) aperture jitter	A <sub>in</sub> = -3dBFS A <sub>in</sub> = 1.5FS (0.01%)	+25°C +25°C +25°C +25°C +25°C		300 12 -0.41 0.3		MHz ns ns ps(rms)	
NOISE AND DISTORTION signal-to-noise ratio (w/o 50 harmonics) $f_{in} = 5.0MHz$ $f_{in} = 25MHz$ $f_{in} = 75MHz$ $f_{in} = 150MHz$ $f_{in} = 250MHz$ spurious-free dynamic range	$\begin{array}{l} A_{in}=-1dBFS\\ A_{in}=-1dBFS\\ A_{in}=-3dBFS\\ A_{in}=-15dBFS\\ A_{in}=-15dBFS \end{array}$	Full Full Full Full Full	57	65 64 63 64 64	2	dBFS dBFS dBFS dBFS dBFS	1
$f_{in} = 5.0 \text{MHz}$ $f_{in} = 25 \text{MHz}$ $f_{in} = 75 \text{MHz}$ $f_{in} = 150 \text{MHz}$ $f_{in} = 250 \text{MHz}$ intermodulation distortion	$\begin{array}{l} A_{in}=-1dBFS\\ A_{in}=-1dBFS\\ A_{in}=-3dBFS\\ A_{in}=-15dBFS\\ A_{in}=-15dBFS\end{array}$	Full Full Full Full Full	59	74 74 72 69 65		dBc dBc dBc dBc dBc dBc	1
$f_{in1} = 149.84 \text{MHz}, f_{in2} = 149.7 \text{MHz}$ $f_{in1} = 249.86 \text{MHz}, f_{in2} = 249.69 \text{MHz}$ dithered performance spurious-free dynamic range $f_{in} = 19 \text{MHz}$ intermodulation distortion $f_{in1} = 74 \text{MHz}, f_{in2} = 75 \text{MHz}$		+25°C +25°C +25°C +25°C		68 58 85 83		dBFS dBFS dBFS dBFS	
DC ACCURACY AND PERFORMANCE differential non-linearity integral non-linearity offset error gain error V <sub>ref</sub>	$f_{in} = 5MHz$ , $A_{in} = -1dBFS$ $f_{in} = 5MHz$ , $A_{in} = -1dBFS$	Full Full Full Full +25°C	-30 2.2	±0.8 ±2.0 0 1.2 2.37	30 2.6	LSB LSB mV %FS V	1
ANALOG INPUTS analog differential input voltage range analog input resistance (single ended) analog input resistance (differential) analog input capacitance (single-ended)		Full Full Full Full		2.048 500 1000 2		V <sub>pp</sub> Ω Ω pF	
ENCODE INPUTS (Universal) VIH VIL differential input swing		+25°C +25°C +25°C	0 0.2		5	V V V	3, 4 3, 4 3, 4 3, 4
DIGITAL OUTPUTS output voltage OUTLEV = 1 (open) OUTLEV = 0 (GND)	logic LOW logic HIGH logic HIGH	+25°C +25°C +25°C	3.2 2.4	0.01 3.5 2.7	0.4 3.8 3.0	V V V	1 1 1
POWER REQUIREMENTS +5V supply current Power dissipation V <sub>CC</sub> power supply rejection ratio		Full Full +25°C		128 640 64	150 750	mA mW dB	1

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

CLC5955 Electrical Characteristics (V <sub>cc</sub> = +5V, 55MSPS; unless specified) (T <sub>min</sub> = -40°C, T <sub>max</sub> = +85°C)								
PARAMETERS	CONDITIONS	SYMB	TEMP		RATINGS	;	UNITS	NOTES
				MIN	TYP	MAX		2
<b>TIMING</b> ( $C_L = 7pF$ DATA; 10pF DAV) max conversion rate (ENCODE) min conversion rate (ENCODE) pulse width high (ENCODE) pulse width low (ENCODE) ENCODE falling edge to DATA not v ENCODE falling edge to DATA guar rising ENCODE to rising DAV delay DATA setup time before rising DAV DATA hold time after rising DAV pipeline latency	anteed valid	t <sub>P</sub> t <sub>M</sub> t <sub>DNV</sub> t <sub>DGV</sub> t <sub>S</sub> t <sub>H</sub>	프 25 <sup>°</sup> + 111111111111111111111111111111111111	55 9.1 9.1 8.3 8.3 t <sub>M</sub> -2.4 t <sub>P</sub> -1.6	75 10	17.8 12.6 3.0	MSPS MSPS ns ns ns ns ns clk cycle	1 3 3 3 3 3 3 3 3 3

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Notes

1) These parameters guaranteed by test.

- Typical specifications are based on the mean test values of 2) deliverable converters from the first three diffusion lots.
- 3) Values guaranteed based on characterization and simulation.

Absolute	Maximum	Ratings

positive supply voltage (V <sub>cc</sub> )	-0.5V to +6V
differential voltage between any two grounds	<100mV
analog input voltage range	GND to V <sub>cc</sub>
digital input voltage range	-0.5V to $+V_{cc}$
output short circuit duration (one-pin to ground)	infinite
junction temperature	175°C
storage temperature range	-65°C to 150°C
lead solder duration (+300°C)	10sec
ESD tolerance	
human body model	2000V
machine model	200V

Note: Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to maximum ratings for extended periods may affect device reliability.

4) See page 8, Figure 3 for ENCODE Inputs circuit.

## **Recommended Operating Conditions**

positive supply voltage ( $V_{cc}$ )	
analog input voltage range	
operating temperature range	

+5V ±5%  $2.048V_{pp}$  diff. -40°C to +85°C


	Package Thermal Resistance					
Package		$\theta_{JA}$	θJC			
	48-pin TSSOP	56°C/W	16°C/W			

### **Reliability Information**


Transistor count

5000


Ordering Information					
Model Temperature Range Description					
CLC5955MTDX	-40°C to +85°C	48-pin TSSOP (TNR 1000 pc reel)			




## CLC5955 Typical Performance Characteristics $(v_{cc} = +5V)$



## CLC5955 Typical Performance Characteristics $(v_{cc} = +5V)$



### **Physical Dimensions**



## **CLC5955 Pin Definitions**

GND 1 GND 2 GND 3		48 GND 47 GND 46 +DV <sub>CC</sub>	$A_{IN}, \overline{A_{IN}}$	(Pins 13, 14) Differential input with a comvoltage of +2.4V. The ADC full scale input on each of the complimentary input signates the complementary input signates and the complementary input signa	it is 1.024V <sub>pp</sub>
GND 4 +AVcc 5 +AVcc 6 +AVcc 7 GND 8	CLC5955	40 +DVCC 45 D10 (MSB) 44 D9 43 D8 42 D7 41 D6	ENCODE, ENCODE	(Pins 9, 10) Differential clock where ENC new data conversion cycle on each rising these inputs are 50% duty cycle universa (>200mV). The clock input is internally bit a termination impedance of $2.5k\Omega$ .	g edge. Logic for al differential signal
ENCODE 9 ENCODE 10 GND 11 GND 12 AIN 13		40         D5           39         D4           38         +DVcc           37         +DVcc           36         GND	D0-D10	(Pins 31-34, 39-45) Digital data out <u>puts</u> TTL compatible. D0 is the LSB and D10 is inverted. Output coding is two's compl Current limited to source/sink 2.5mA typi	is the MSB. MSB ement.
AIN         14           GND         15           +AV <sub>CC</sub> 16		35 GND 34 D3 33 D2	DAV	(Pin 27) Data Valid Clock. Data is valid o Current limited to source/sink 5mA typica	n rising edge. al.
+AVcc 17 +AVcc 18		32 D1 31 D0 (LSB)	OUTLEV	(Pin 28) Output Logic 3.3V or 2.5V option Open = 3.3V, GND = 2.5V.	n.
GND 19 GND 20 V <sub>CM</sub> 21 +AV <sub>CC</sub> 22 GND 23 GND 24		30         OGND           29         NC           28         OUTLEV           27         DAV           26         GND           25         GND	V <sub>CM</sub>	(Pin 21) Internal common mode voltage re +2.4V. Can be used for the input common This voltage is derived from an internal b VCM should be buffered when driving an Failure to buffer this signal can cause err bias currents.	n mode voltage. andgap reference. ly external load.
			GND	(Pins 1-4, 8, 11, 12, 15, 19, 20, 23-26, 35 circuit ground.	5, 36, 47, 48)
			+AV <sub>CC</sub>	(Pins 5-7, 16-18, 22,) +5V power supply section. Bypass to ground with a $0.1 \mu F$ c	-
			+DV <sub>CC</sub>	(Pins 37, 38, 46) +5V power supply for the Bypass to ground with a $0.1\mu F$ capacitor	
			NC	(Pin 29) No connect. May be left open or	grounded.
			OGND	(Pin 30) Option ground. May be tied to G	OND or left floating.
CLC5955				7	http://www.national.com

### **CLC5955 Applications**

#### **Analog Inputs and Bias**

Figure 1 depicts the analog input and bias scheme. Each of the differential analog inputs are internally biased to a nominal voltage of 2.40 volts DC through a  $500\Omega$  resistor to a low impedance buffer. This enables a simple interface to a broadband RF transformer with a center-tapped output winding that is decoupled to the analog ground. If the application requires the inputs to be DC coupled, the V<sub>cm</sub> output can be used to establish the proper common -mode input voltage for the ADC. The V<sub>cm</sub> voltage reference is generated from an internal bandgap source that is very accurate and stable.




Figure 1: CLC5955 Bias Scheme

The  $V_{cm}$  output may also be used to power down the ADC. When the  $V_{cm}$  pin is pulled above 3.5V, the internal bias mirror is disabled and the total current is reduced to less than 10mA. Figure 2 depicts how this function can be used. The diode is necessary to prevent the logic gate from altering the ADC bias value.




Figure 2: Power Shutdown Scheme

### **ENCODE Clock Inputs**

The CLC5955's differential input clock scheme is compatible with all commonly used clock sources. Although small differential and single-ended signals are adequate, for best aperture jitter performance a low noise differential clock with a high slew rate is preferred. As depicted in Figure 3, both ENCODE clock inputs are internally biased to  $V_{CC}/2$  though a pair of 5K $\Omega$  resistors. The clock input buffer operates with any common-mode voltage between the supply and ground.




Figure 3: CLC5955 ENCODE Clock Inputs

The internal bias resistors simplify the clock interface to another center-tapped transformer as depicted in Figure 4. A low phase noise, RF synthesizer of moderate amplitude  $(1 - 4V_{pp})$  can drive the ADC through this interface.





Figure 4: Transformer Coupled Clock Scheme

Figures 5 shows the clock interface scheme for square wave clock sources.



### Figure 5: TTL, 3V or 5V CMOS Clock Scheme




Figure 6: CLC5955 Digital Outputs

### **Digital Outputs and Level Select**

Figure 6 depicts the digital output buffer and bias used in the CLC5955. Although each of the eleven output bits uses a controlled current buffer to limit supply transients, it is recommended that parasitic loading of the outputs is minimized. Because these output transients are harmonically related to the analog input signal, excessive loading will degrade ADC performance at some frequencies.

The logic high level is slaved to the internal 2.4 voltage reference. The OUTLEV control pin selects either a 3.3V or 2.5V logic high level. An internal pullup resistor selects the 3.3 volt level as the default when the OUTLEV pin is left open. Grounding the OUTLEV pin selects the 2.5V logic high level.

To ease user interface to subsequent digital circuitry, the CLC5955 has a data valid clock output (DAV). In order to match delays over IC processing variables, this digital output also uses the same output buffer as the data bits. The DAV clock output is simply a delayed version of the ENCODE input clock. Since the ADC output data change is slaved to the falling edge of the ENCODE clock, the rising DAV clock edge occurs near the center of the data valid window (or eye) regardless of the sampling frequency.

### Minimum Conversion Rate

This ADC is optimized for high-speed operation. The internal bipolar track and hold circuits will cause droop errors at low sample rates. The point at which these errors cause a degradation of performance is listed on the specifications page as the minimum conversion rate. If a lower sample rate is desired, the ADC should be clocked at a higher rate, and the output data should be decimated. For example, to obtain a 10MSPS output, the ADC should be clocked at 20MHz, and every other output sample should be used. No significant power savings occurs at lower sample rates, since most of the power is used in analog circuits rather than digital circuits.

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, a) are intended for surgical implant into the body, or b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 E-mail: support@nsc.com www.national.com

#### National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 E-mail: europe.support.nsc.com Deutsch Tel: +49 (0) 1 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Francais Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 E-mail: ap.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		u Hama Dawa	a O a Al a a m

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated