CDCVF855

SCAS839A-APRIL 2007-REVISED MAY 2007

## 2.5-V PHASE-LOCKED-LOOP CLOCK DRIVER

#### FEATURES

ISTRUMENTS

- Spread-Spectrum Clock Compatible
- Operating Frequency: 60 MHz to 220 MHz
- Low Jitter (Cycle-Cycle): ±60 ps (±40 ps at 200 MHz)
- Low Static Phase Offset: ±50 ps
- Low Jitter (Period): ±60 ps (±30 ps at 200 MHz)
- 1-to-4 Differential Clock Distribution (SSTL2)
- Best in Class for  $V_{OX} = V_{DD}/2 \pm 0.1 V$
- Operates From Dual 2.6-V or 2.5-V Supplies
- Available in a 28-Pin TSSOP Package
- Consumes < 100-μA Quiescent Current
- External Feedback Pins (FBIN, FBIN) Are Used to Synchronize the Outputs to the Input Clocks
- Meets/Exceeds JEDEC Standard (JESD82-1) For DDRI-200/266/333 Specification
- Meets/Exceeds Proposed DDRI-400 Specification (JESD82-1A)
- Enters Low-Power Mode When No CLK Input Signal Is Applied or PWRDWN Is Low

### APPLICATIONS

- DDR Memory Modules (DDR400/333/266/200)
- Zero-Delay Fan-Out Buffer

#### DESCRIPTION

The CDCVF855 is a high-performance, low-skew, low-jitter, zero-delay buffer that distributes a differential clock input pair (CLK, CLK) to 4 differential pairs of clock outputs (Y[0:3], Y[0:3]) and one differential pair of feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the clock inputs (CLK, CLK), the feedback clocks (FBIN, FBIN), and the analog power input  $(AV_{DD})$ . When PWRDWN is high, the outputs switch in phase and frequency with CLK. When PWRDWN is low, all outputs are disabled to a high-impedance state (3-state) and the PLL is shut down (low-power mode). The device also enters this low-power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency-detection circuit detects the low-frequency condition and, after applying a >20-MHz input signal, this detection circuit turns the PLL on and enables the outputs.

When  $AV_{DD}$  is strapped low, the PLL is turned off and bypassed for test purposes. The CDCVF855 is also able to track spread-spectrum clocking for reduced EMI.

Because the CDCVF855 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCVF855 is characterized for both commercial and industrial temperature ranges.

#### **AVAILABLE OPTIONS**

T <sub>A</sub>	TSSOP (PW)
-40°C to 85°C	CDCVF855PW




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# FUNCTION TABLE (Select Functions)

			•		•				
	INP	UTS			OUTPUTS				
AVDD	PWRDWN	CLK	CLK	Y[0:3]	Y[0:3]	FBOUT	FBOUT		
GND	Н	L	н	L	н	L	Н	Bypassed/off	
GND	Н	Н	L	Н	L	Н	L	Bypassed/off	
Х	L	L	Н	Z	Z	Z	Z	Off	
Х	L	Н	L	Z	Z	Z	Z	Off	
2.5 V (nom)	Н	L	н	L	н	L	Н	On	
2.5 V (nom)	Н	н	L	н	L	н	L	On	
2.5 V (nom)	х	<20 MHz	<20 MHz	Z	Z	Z	Z	Off	





P0043-02






Table 2	2. TERMINAL	FUNCTIONS	

TERMINAL		1/0	DESCRIPTION				
NAME	NO.	- I/O	DESCRIPTION				
AGND	10	-	Ground for 2.5-V analog supply				
AV <sub>DD</sub>	9	-	2.5-V analog supply				
CLK, CLK	6, 7	I	Differential clock input				
FBIN, FBIN	22, 23	I	Feedback differential clock input				
FBOUT, FBOUT	19, 20	0	Feedback differential clock output				
GND	1, 5, 14, 15, 28	-	Ground				
PWRDWN	24	I	Output enable for Y and $\overline{Y}$				
V <sub>DDQ</sub>	4, 8, 11, 18, 21, 25	-	2.5-V supply				
<u>Y0</u> , Y0	2, 3	0	Buffered output copies of input clock, CLK, CLK				
Y1, <u>Y1</u>	12, 13	0	Buffered output copies of input clock, CLK, CLK				
<u>72</u> , Y2	16, 17	0	Buffered output copies of input clock, CLK, CLK				
Y3, <del>Y3</del>	26, 27	0	Buffered output copies of input clock, CLK, CLK				

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

$V_{DDQ}, AV_{DD}$	Supply voltage range		0.5 V to 3.6 V
VI	Input voltage range <sup>(2)(3)</sup>		–0.5 V to V <sub>DDQ</sub> + 0.5 V
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5 V to V <sub>DDQ</sub> + 0.5 V
I <sub>IK</sub>	Input clamp current	$V_{I} < 0 \text{ or } V_{I} > V_{DDQ}$	±50 mA
I <sub>OK</sub>	Output clamp current	$V_{O} < 0 \text{ or } V_{O} > V_{DDQ}$	±50 mA
I <sub>O</sub>	Continuous output current	$V_{O} = 0$ to $V_{DDQ}$	±50 mA
I <sub>DDS</sub>	Continuous current to GND or V <sub>DDQ</sub>		±100 mA
T <sub>stg</sub>	Storage temperature range		–65°C to 150°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

(3) This value is limited to 3.6 V maximum.

### THERMAL CHARACTERISTICS

R <sub>0JA</sub> for TSSOP Package <sup>(1)</sup>							
Airflow	High K						
0 ft/min (0 m/min)	94.4°C/W						
150 ft/min (45.72 m/min)	82.8°C/W						

(1) The package thermal impedance is calculated in accordance with JESD 51.

#### **RECOMMENDED OPERATING CONDITIONS**

					MIN	NOM MAX	UNIT
	Supply voltage	$V_{\text{DDQ}}$	PC1600 – F	PC3200	2.3	2.7	V
	Supply voltage	AVDD	)		$V_{DDQ} - 0.12$	2.7	v
V		CLK,	CLK, FBIN, F	BIN		V <sub>DDQ</sub> /2 - 0.18	V
VIL	Low-level input voltage	PWR	OWN		-0.3	0.7	v
V		CLK,	CLK, FBIN, F	BIN	V <sub>DDQ</sub> /2 + 0.18		V
VIH	High-level input voltage	PWR	OWN		1.7	V <sub>DDQ</sub> + 0.3	v
	DC input signal voltage <sup>(1)</sup>				-0.3	V <sub>DDQ</sub> + 0.3	V
	<b>D</b> ://	DC	CLK, FBIN	$V_{DDQ} = 2.3 V - 2.7 V$	0.36	V <sub>DDQ</sub> + 0.6	
V		AC	OLIN, FDIN	$V_{DDQ} = 2.425 V - 2.7 V$	0.25	V <sub>DDQ</sub> + 0.6	v
V <sub>ID</sub>	Differential input signal voltage <sup>(2)</sup>		CLK, FBIN	$V_{DDQ} = 2.3 V - 2.7 V$	0.7	V <sub>DDQ</sub> + 0.6	v
		AC	CLK, FDIN	V <sub>DDQ</sub> = 2.425 V - 2.7 V	0.49	V <sub>DDQ</sub> + 0.6	
$V_{\text{IX}}$	Input differential pair cross voltage <sup>(3)(4)</sup>				V <sub>DDQ</sub> /2 - 0.2	$V_{DDQ}/2 + 0.2$	V
I <sub>OH</sub>	High-level output current					-12	mA
I <sub>OL</sub>	Low-level output current					12	mA
SR	Input slew rate				1	4	V/ns
T <sub>A</sub>	Operating free-air temperature				-40	85	°C

(1) The unused inputs must be held high or low to prevent them from floating.

(2)The dc input signal voltage specifies the allowable dc execution of the differential input.

The differential input signal voltage specifies the differential voltage |VTR - VCP| required for switching, where VTR is the true input (3) level and VCP is the complementary input level.

The differential cross-point voltage is expected to track variations of V<sub>CC</sub> and is the voltage at which the differential signals must cross. (4)

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input voltage, all inputs	$V_{DDQ} = 2.3 \text{ V}, \text{ I}_{\text{I}} = -18 \text{ mA}$			-1.2	V
V	High-level output voltage	$V_{DDQ}$ = min to max, $I_{OH}$ = -1 mA	V <sub>DDQ</sub> - 0.1			V
V <sub>OH</sub>	nigh-level output voltage	$V_{DDQ} = 2.3 \text{ V}, \text{ I}_{OH} = -12 \text{ mA}$	1.7			v
V		$V_{DDQ}$ = min to max, $I_{OL}$ = 1 mA			0.1	V
V <sub>OL</sub>	Low-level output voltage	$V_{DDQ} = 2.3 \text{ V}, \text{ I}_{OL} = 12 \text{ mA}$			0.6	v
V <sub>OD</sub>	Output voltage swing <sup>(2)</sup>	Differential outputs are terminated with 120.0	1.1		$V_{DDQ} - 0.4$	V
V <sub>OX</sub>	Output differential cross-voltage	Differential outputs are terminated with 120 $\Omega$ , C <sub>L</sub> = 14 pF (See Figure 3)	V <sub>DDQ</sub> /2 - 0.1	V <sub>DDQ</sub> /2	$V_{DDQ}/2 + 0.1$	V
I <sub>I</sub>	Input current	$V_{DDQ} = 2.7 \text{ V}, \text{ V}_{I} = 0 \text{ V} \text{ to } 2.7 \text{ V}$			±10	μA
I <sub>oz</sub>	High-impedance-state output current	$V_{DDQ} = 2.7 \text{ V}, V_{O} = V_{DDQ} \text{ or GND}$			±10	μA
I <sub>DDPD</sub>	Power-down current on $V_{DDQ}$ + AV_{DD}	CLK and $\overline{\text{CLK}} = 0$ MHz; $\overline{\text{PWRDWN}} = \text{Low}$ ; $\Sigma$ of $I_{DD}$ and $AI_{DD}$		20	100	μA
		f <sub>O</sub> = 170 MHz		6	8	<b>m</b> 4
AI <sub>DD</sub>	Supply current on AV <sub>DD</sub>	f <sub>O</sub> = 200 MHz		8	10	mA
CI	Input capacitance	$V_{DDQ} = 2.5 \text{ V}, \text{ V}_{I} = V_{DDQ} \text{ or GND}$	2	2.5	3.5	pF

(1) All typical values are at a nominal  $V_{DDQ}$ . (2) The differential output signal voltage specifies the differential voltage |VTR – VCP|, where VTR is the true output level and VCP is the complementary output level.

(3) The differential cross-point voltage tracks variations of V<sub>DDQ</sub> and is the voltage at which the differential signals must cross.

#### **ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	IS	MIN TYP <sup>(1)</sup>	MAX	UNIT
		With a state and	f <sub>O</sub> = 170 MHz	65	80	
		Without load	f <sub>O</sub> = 200 MHz	75	90	
		Differential outputs terminated	f <sub>O</sub> = 170 MHz	110	140	4
I <sub>DD</sub> Dynamic current on V <sub>DD</sub>	Dynamic current on $V_{DDQ}$	with 120 $\Omega$ , C <sub>L</sub> = 0 pF	f <sub>O</sub> = 200 MHz	120	150	mA
		Differential outputs terminated	f <sub>O</sub> = 170 MHz	130	160	
		with 120 $\Omega$ , C <sub>L</sub> = 14 pF	f <sub>O</sub> = 200 MHz	140	170	
ΔC	Part-to-part input capacitance variation	$V_{DDQ} = 2.5 \text{ V}, \text{ V}_{I} = V_{DDQ} \text{ or GNI}$	)		1	pF
C <sub>I(Δ)</sub>	Input capacitance difference between CLK and CLK, FBIN and FBIN	$V_{DDQ} = 2.5 \text{ V}, \text{ V}_{I} = V_{DDQ} \text{ or GNI}$	)		0.25	pF

#### **TIMING REQUIREMENTS**

over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	MIN	MAX	UNIT
f <sub>CLK</sub>	Operating clock frequency	60	220	MHz
	Application clock frequency	90	220	IVITIZ
	Input clock duty cycle	40%	60%	
	Stabilization time (PLL mode) <sup>(1)</sup>		10	μs
	Stabilization time (bypass mode) <sup>(2)</sup>		30	ns

(1) The time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK and V<sub>DD</sub> must be applied. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

(2) A recovery time is required when the device goes from power-down mode into bypass mode (AV<sub>DD</sub> at GND).

### SWITCHING CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> <sup>(1)</sup>	Low- to high-level propagation delay time	Test mode/CLK to any output		3.5		ns
t <sub>PHL</sub> <sup>(1)</sup>	High- to low-level propagation delay time	Test mode/CLK to any output		3.5		ns
t <sub>jit(per)</sub> <sup>(2)</sup>	Jitter (period), see Figure 7	100/133/167 MHz (PC1600/2100/2700)	-65		65	ps
		200 MHz (PC3200)	-30		30	•
t <sub>jit(cc)</sub> <sup>(2)</sup>	Jitter (cycle-to-cycle), see Figure 4	100/133/167 MHz (PC1600/2100/2700)	-60		60	ps
Jit(00)		200 MHz (PC3200)	-40		40	
t <sub>jit(hper)</sub> (2)	Half-period jitter, see Figure 8	100/133/167 MHz (PC1600/2100/2700)	-100		100	ps
)()		200 MHz (PC3200)	-75		75	
t <sub>slr(o)</sub>	Output clock slew rate, see Figure 9	Load: 120 Ω, 14 pF	1		2	V/ns
t <sub>(φ)</sub>	Static phase offset, see Figure 5	100/133/167/200 MHz	-50		50	ps
t <sub>sk(o)</sub>	Output skew, see Figure 6	Load: 120 Ω, 14 pF; 100/133/167/200 MHz			40	ps

Refers to the transition of the noninverting output.
This parameter is assured by design but cannot be 100% production tested.

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. IBIS Model Output Load

#### PARAMETER MEASUREMENT INFORMATION (continued)




Figure 2. Output Load Test Circuit




Figure 3. Output Load Test Circuit for Crossing Point





Figure 4. Cycle-to-Cycle Jitter

## PARAMETER MEASUREMENT INFORMATION (continued)



T0175-01

Figure 5. Phase Offset




Figure 6. Output Skew




Figure 7. Period Jitter

T0179-01

#### PARAMETER MEASUREMENT INFORMATION (continued)





Figure 9. Input and Output Slew Rates



- (1) Place the 2200-pF capacitor close to the PLL.
- (2) Recommended bead: Fair-Rite P/N 2506036017Y0 or equilvalent (0.8  $\Omega$  dc maximum, 600  $\Omega$  at 100 MHz).
- NOTE: Use a wide trace for the PLL analog power and ground. Connect PLL and capacitors to AGND trace and connect trace to one GND via (farthest from the PLL).

#### Figure 10. Recommended AV<sub>DD</sub> Filtering

24-Jan-2013

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
CDCVF855PW	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		CDCVF855	Samples
CDCVF855PWG4	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		CDCVF855	Samples
CDCVF855PWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		CDCVF855	Samples
CDCVF855PWRG4	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		CDCVF855	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





www.ti.com

24-Jan-2013

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153






All linear dimensions are in millimeters. Α.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





All linear dimensions are in millimeters. Α.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated