

CDCV304-EP

SCAS927A - MARCH 2012

200-MHz GENERAL-PURPOSE CLOCK BUFFER, PCI-X COMPLIANT


Check for Samples: CDCV304-EP

FEATURES

- General-Purpose and PCI-X 1:4 Clock Buffer
- Operating Frequency
 - 0 MHz to 200 MHz General-Purpose
- Low Output Skew: <100 ps
- Distributes One Clock Input to One Bank of Four Outputs
- Output Enable Control that Drives Outputs Low when OE is Low
- Operates from Single 3.3-V Supply or 2.5-V
 Supply
- PCI-X Compliant
- 8-Pin TSSOP Package

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in -40°C/105°C Temperature Range⁽¹⁾
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability



(1) Custom temperature ranges available

DESCRIPTION

The CDCV304 is a high-performance, low-skew, general-purpose PCI-X compliant clock buffer. It distributes one input clock signal (CLKIN) to the output clocks (1Y[0:3]). It is specifically designed for use with PCI-X applications. The CDCV304 operates at 3.3 V and 2.5 V and is therefore compliant to the 3.3-V PCI-X specifications.

The CDCV304 is characterized for operation from -40°C to 105°C.

FUNCTIONAL BLOCK DIAGRAM




Table 1. FUNCTION TABLE

INPUTS		OUTPUTS
CLKIN	OE	1Y[0:3]
L	L	L
Н	L	L
L	Н	L
Н	Н	Н



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CDCV304-EP



SCAS927A - MARCH 2012

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 2. ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
-40°C to 105°C	TSSOP - PW	CDCV304TPWREP	C304T	V62/12618-01XE

 For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

TERMINAL FUNCTIONS

	TERMINAL	I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
1Y[0:3]	3, 5, 7, 8	0	Buffered output clocks		
CLKIN	1	Ι	Input reference frequency		
GND	4	Power	Ground		
OE	2	Ι	Output enable control		
V _{DD}	6	Power	Supply		

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

	UNIT
Supply voltage range, V _{DD}	–0.5 V to 4.3 V
Input voltage range, V _I ^{(2) (3)}	–0.5 V to V _{DD} + 0.5 V
Output voltage range, $V_0^{(2)(3)}$	–0.5 V to V _{DD} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{DD})	±50 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{DD})	±50 mA
Continuous total output current, $I_O (V_O = 0 \text{ to } V_{DD})$	±50 mA
Storage temperature range T _{stg}	–65°C to 150°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) This value is limited to 4.6 V maximum.

		CDCV304	
	THERMAL METRIC ⁽¹⁾		UNITS
		8 PINS	
θ _{JA}	Junction-to-ambient thermal resistance ⁽²⁾	175.8	
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	61.8	
θ _{JB}	Junction-to-board thermal resistance ⁽⁴⁾	104.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter ⁽⁵⁾	7.7	
Ψ _{JB}	Junction-to-board characterization parameter ⁽⁶⁾	102.6	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}		2.3		3.6	V
Low-level input voltage, V _{IL}				$0.3 ext{ x V}_{ ext{DD}}$	V
High-level input voltage, V _{IH}		0.7 x V _{DD}			V
Input voltage, V _I		0		V_{DD}	V
	V _{DD} = 2.5 V			-12	~ ^
High-level output current, I _{OH}	V _{DD} = 3.3 V			-24	mA
Low-level output current, IOI	V _{DD} = 2.5 V			12	m۸
Edw-level output current, IOL	V _{DD} = 3.3 V			24	mA
Operating free-air temperature, T	A	-40		105	°C

TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
f _{clk}	Clock frequency		0		200	MHz

Texas Instruments

www.ti.com

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CC	TEST CONDITIONS		TYP ⁽¹⁾	MAX	UNIT
V _{IK} Input voltage		V _{DD} = 3 V,	I _I = -18 mA			-1.2	V
		V _{DD} = min to max,	I _{OH} = -1 mA	$V_{DD} - 0.3$			
\ <i>\</i>	OH High-level output voltage	V _{DD} = 2.3 V,	$I_{OH} = -8 \text{ mA}$	1.78			V
VOH		V _{DD} = 3 V,	I _{OH} = -24 mA	1.90			V
		V _{DD} = 3 V,	I _{OH} = -12 mA	2.30			
		V _{DD} = 2.3 V,	I _{OL} = 8 mA			0.51	
v		V _{DD} = min to max,	I _{OL} = 1 mA			0.20	V
V _{OL}	Low-level output voltage	$V_{DD} = 3 V,$	I _{OL} = 24 mA			0.84	
		V _{DD} = 3 V,	I _{OL} = 12 mA			0.60	
	Lligh lovel output ourrest	V _{DD} = 3 V,	$V_{O} = 1 V$	-45			A
I _{OH}	High-level output current	V _{DD} = 3.3 V,	V _O = 1.65 V		-55		mA
		V _{DD} = 3 V,	$V_0 = 2 V$	54			A
I _{OL}	Low-level output current	V _{DD} = 3.3 V,	V _O = 1.65 V		70		mA
l _l	Input current	$V_{I} = V_{O} \text{ or } V_{DD}$				±5	μA
		f = 67 MHz,	$V_{DD} = 2.7 V$			28	A
I _{DD}	Dynamic current, see	f = 67 MHz,	V _{DD} = 3.6 V			37	mA
CI	Input capacitance	V _{DD} = 3.3 V,	$V_I = 0 V \text{ or } V_{DD}$		3		pF
Co	Output capacitance	V _{DD} = 3.3 V,	$V_{I} = 0 V \text{ or } V_{DD}$		3.2		pF

(1) All typical values are with respect to nominal V_{DD} and T_A = 25°C.



SWITCHING CHARACTERISTICS

 $V_{DD} = 2.5 \text{ V} \pm 10\%$, C_I = 10 pF (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH}	Low-to-high propagation delay	See Figure 1 and Figure 2	2	2.9	4.5	
t _{PHL}	High-to-low propagation delay	See Figure 1 and Figure 2	2	3	4.5	ns
t _{sk(o)}	Output skew ⁽²⁾	See Figure 3		50	150	ps
t _r	Output rise slew rate ⁽³⁾		1	2.2	4	V/ns
t _f	Output fall slew rate ⁽³⁾		1	2.2	4	V/ns

 $\begin{array}{ll} \mbox{(1)} & \mbox{All typical values are with respect to nominal V_{DD}. \\ \mbox{(2)} & \mbox{The } t_{sk(o)} \mbox{ specification is only valid for equal loading of all outputs and } T_A = -40^\circ C \mbox{ to } 85^\circ C. \\ \mbox{(3)} & \mbox{This symbol is according to PCI-X terminology.} \end{array}$

SWITCHING CHARACTERISTICS

 V_{DD} = 3.3 V ± 10%, C_L= 10 pF (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
t _{PLH}	Low-to-high propagation delay	See Figure 1 and Figure 2	1.8	2.4	3.8	2	
t _{PHL}	High-to-low propagation delay	See Figure 1 and Figure 2	1.8	2.5	3.8	ns	
t _{sk(o)}	Output skew ⁽²⁾			50	100	ps	
		12 kHz to 5 MHz, f_{out} = 30.72 MHz		63		fa	
t _{jitter}	Additive phase jitter from input to output 1Y0	12 kHz to 20 MHz, f _{out} = 125 MHz		56		fs rms	
t _{sk(p)}	Pulse skew	$V_{IH} = V_{DD}, V_{IL} = 0 V$		180		ps	
t _{sk(pr)}	Process skew			0.2		ns	
t _{sk(pp)}	Part-to-part skew			0.25		ns	
	Cleak high time, and Figure 4	66 MHz	6			2	
t _{high}	Clock high time, see Figure 4	140 MHz	2.2			ns	
	Clash law time, and Figure 4	66 MHz	6				
t _{low}	Clock low time, see Figure 4	140 MHz	3			ns	
t _r	Output rise slew rate ⁽³⁾		1	2.7	4	V/ns	
t _f	Output fall slew rate ⁽³⁾		1	2.7	4	V/ns	


(1) All typical values are with respect to nominal V_{DD}. (2) The t_{sk(o)} specification is only valid for equal loading of all outputs and and $T_A = -40^{\circ}$ C to 85°C. (3) This symbol is according to PCI-X terminology.

TEXAS INSTRUMENTS

www.ti.com

SCAS927A - MARCH 2012

PARAMETER MEASUREMENT INFORMATION










Figure 2. Voltage Waveforms Propagation Delay (t_{pd}) Measurements





▶ /
≠↓
0.4 V _{DD} ak (Minimum)
+

A. All parameters in Figure 4 are according to PCI-X 1.0 specifications.


Figure 4. Clock Waveform

6



CDCV304-EP

SCAS927A - MARCH 2012





11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
CDCV304TPWREP	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	C304T	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CDCV304-EP :

Catalog: CDCV304



NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE OPTION ADDENDUM


11-Apr-2013

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCV304TPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Jun-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCV304TPWREP	TSSOP	PW	8	2000	367.0	367.0	35.0

PW (R-PDSO-G8)

PLASTIC SMALL OUTLINE



Α. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Ŗ. This drawing is subject to change without notice.

🖄 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated