CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED

SCLS570A – FEBRUARY 2004 – REVISED APRIL 2008

- Qualified for Automotive Applications
- Buffered Inputs
- Common 3-State Output-Enable Control
- 3-State Outputs
- Bus-Line Driving Capability
- Typical Propagation Delay (Clock to Q): 15 ns at V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C
- Fanout (Over Temperature Range)
 Standard Outputs ... 10 LSTTL Loads
 - Bus Driver Outputs ... 15 LSTTL Loads
- Balanced Propagation Delay and Transition Times

description/ordering information

The CD74HCT574 is an octal D-type flip-flop with 3-state outputs and the capability to drive 15 LSTTL loads. The eight edge-triggered flip-flops enter data into their registers on the low-to-high transition of the clock (CP). The output enable (\overline{OE}) controls the 3-state outputs and is independent of the register operation. When \overline{OE} is high, the outputs are in the high-impedance state.

- Significant Power Reduction Compared to LSTTL Logic ICs
- V_{CC} Voltage = 4.5 V to 5.5 V
- Direct LSTTL Input Logic Compatibility, V_{IL} = 0.8 V (Max), V_{IH} = 2 V (Min)
- CMOS Input Compatibility, I_I \leq 1 μ A at V_{OL}, V_{OH}

M OR PW PACKAGE (TOP VIEW)										
OE [D0 [D1 [D2 [D3 [D4 [D5 [D6 [D7 [GND [1 2 3 4 5 6 7 8 9 10	σ	20 19 18 17 16 15 14 13 12 11	V _{CC} Q0 Q1 Q2 Q3 Q4 Q5 Q7 CP						
5D L				۲ ۲						

ORDERING INFORMATION[†]

TA	PACK	AGE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
4000 to 40500	SOIC – M	Tape and reel	CD74HCT574QM96Q1	HCT574Q
–40°C to 125°C	TSSOP – PW	Tape and reel	CD74HCT574QPWRQ1	HCT574Q

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2008, Texas Instruments Incorporated

CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP **3-STATE, POSITIVE-EDGE TRIGGERED** SCLS570A – FEBRUARY 2004 – REVISED APRIL 2008

	FUNCTION TABLE								
	INPUTS								
OE	СР	D	Q						
L	\uparrow	Н	Н						
L	\uparrow	L	L						
L	L	Х	Q ₀						
Н	Х	Х	Z						


NOTE: H = High voltage level (steady state)

L = Low voltage level (steady state) X = Don't care

 \uparrow = Transition from low to high level Q_0 = Level before the indicated steady-state conditions were established

Z = High-impedance state

logic diagram (positive logic)





CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED SCLS570A - FEBRUARY 2004 - REVISED APRIL 2008

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} (see Note 1) -0.5 Input clamp current, I_{IK} ($V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V) -0.5 Output clamp current, I_{OK} ($V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V) -0.5 Drain current per output, I_O ($V_O > -0.5$ V or $V_O < V_{CC} + 0.5$ V) -0.5 Output source or sink current per output, I_O ($V_O > -0.5$ V or $V_O < V_{CC} + 0.5$ V) -0.5 Continuous current through V_{CC} or GND, I_{CC} -0.5 Package thermal impedance, θ_{JA} (see Note 2): M package -0.5	±20 mA ±20 mA ±35 mA ±25 mA ±50 mA 58°C/W
PW package	
Maximum junction temperature, T _J Lead temperature (during soldering):	. 150°C
At distance 1/16 \pm 1/32 inch (1,59 \pm 0,79 mm) from case for 10 s max	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages referenced to GND unless otherwise specified.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage $V_{CC} = 4.5 \text{ V to } 5.5$	V 2		V
VIL	Low-level input voltage $V_{CC} = 4.5 \text{ V to } 5.5$	V	0.8	V
VI	Input voltage	0	VCC	V
VO	Output voltage	0	VCC	V
	$V_{CC} = 2 V$	0	1000	
^t t	Input transition (rise and fall) time $V_{CC} = 4.5 V$	0	500	ns
	V _{CC} = 6 V	0	400	
TA	Operating free-air temperature	-40	125	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP **3-STATE, POSITIVE-EDGE TRIGGERED** SCLS570A – FEBRUARY 2004 – REVISED APRIL 2008

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	lo	Vcc	т,	₄ = 25°C	;	T _A = - TO 12	UNIT		
			(mA)		MIN	TYP	MAX	MIN	MAX	
N		CMOS loads	-0.02	4.5 V	4.4			4.4		V
VOH	$V_I = V_{IH} \text{ or } V_{IL}$	TTL loads	-6	4.5 V	3.98			3.7		V
N/		CMOS loads	0.02	4.5 V			0.1		0.1	Ň
VOL	$V_I = V_{IH} \text{ or } V_{IL}$	TTL loads	6	4.5 V			0.26		0.4	V
lj	$V_I = V_{CC} \text{ or } GND$		0	5.5 V			±0.1		±1	μA
I _{OZ}	$V_I = V_{IL} \text{ or } V_{IH},$	$V_{O} = V_{CC} \text{ or } GND$		6 V			±0.5		±10	μA
ICC	$V_I = V_{CC} \text{ or } GND$		0	5.5 V			8		160	μA
ΔICC	$V_{I} = V_{CC} - 2.1 V,$	See Note 4		4.5 V to 5.5 V		100	360		490	μΑ
C _{IN}	CL = 50 pF						10		10	pF
COUT	3-state						20		20	pF

NOTE 4: For dual-supply systems, theoretical worst-case (VI = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT input loading

INPUT	UNIT LOADS [†]		
D0-D7	0.4		
CP	0.75		
OE	0.6		
	D0-D7 CP		

[†]Unit load is ΔI_{CC} limit specified in electrical characteristics table, e.g., 360 µA max at 25°C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	PARAMETER	Vcc	T _A = 2	25°C	T _A = - TO 12	UNIT	
			MIN	MAX	MIN	MAX	
fmax	Maximum clock frequency	4.5 V	30		20		MHz
tw	Clock pulse duration	4.5 V	16		24		ns
t _{su}	Setup time, data before clock↑	4.5 V	12		18		ns
th	Hold time, data after clock↑	4.5 V	5		5		ns



CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED SCLS570A - FEBRUARY 2004 - REVISED APRIL 2008

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	LOAD		Τŗ	∖ = 25°C	;	T _A = - TO 12		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	vcc	MIN	TYP	MAX	MIN	MAX	
	<u>CP</u>	0	CL = 50 pF	4.5 V			33		50	
^t pd	t _{pd} CP	Q	CL = 15 pF	5 V		15				ns
4	OE	0	CL = 50 pF	4.5 V			28		42	
^t dis	OE	Q	CL = 15 pF	5 V		11				ns
	OE	0	C _L = 50 pF	4.5 V			30		45	
t _{en}	ÛE	Q	CL = 15 pF	5 V		12				ns
tt		Q	C _L = 50 pF	4.5 V			12		18	ns
f _{max}	СР		C _L = 15 pF	5 V		60				MHz

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$, input t_r , $t_f = 6 ns$

	PARAMETER	TYP	UNIT					
Cpd	Power dissipation capacitance (see Note 5)	47	pF					
NOTE	NOTE 5: $C_{\rm rel}$ is used to determine the dynamic neuron consumption ($B_{\rm rel}$) her neuronal							

NOTE 5: C_{pd} is used to determine the dynamic power consumption (P_D), per package.

 $P_{D}^{rac} = (C_{PD} \times V_{CC}^2 \times f_I) + \Sigma (C_L \times V_{CC}^2 \times f_O)$

f_l = input frequency


 f_{O} = output frequency C_L = output load capacitance

 V_{CC} = supply voltage



CD74HCT574-Q1 HIGH-SPEED CMOS LOGIC OCTAL D-TYPE FLIP-FLOP 3-STATE, POSITIVE-EDGE TRIGGERED

SCLS570A - FEBRUARY 2004 - REVISED APRIL 2008



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_r \leq 6 ns, t_f \leq 6 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.
- F. t_{PLH} and t_{PHL} are the same as t_{pd} .
- G. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- H. t_{PZH} and t_{PZL} are the same as t_{en} .
 - Figure 1. Load Circuit and Voltage Waveforms





26-Aug-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
CD74HCT574QM96G4Q1	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCT574Q1	Samples
CD74HCT574QPWRG4Q1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCT574Q1	Samples
CD74HCT574QPWRQ1	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 125	HCT574Q1	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

26-Aug-2013

OTHER QUALIFIED VERSIONS OF CD74HCT574-Q1 :

- Catalog: CD74HCT574
- Enhanced Product: CD74HCT574-EP
- Military: CD54HCT574

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are nominal
-----------------	-------------

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HCT574QPWRG4Q 1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Mar-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HCT574QPWRG4Q1	TSSOP	PW	20	2000	367.0	367.0	38.0

DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated