

bq24730

ADVANCED MULTI-CHEMISTRY AND MULTI-CELL SYNCHRONOUS SWITCH-MODE CHARGER AND SYSTEM POWER SELECTOR

FEATURES

- **High Efficiency:**
 - NMOS-NMOS Synchronous Buck Converter With Fixed 300 kHz Frequency
 - Enhanced 6-V Drive Supply Voltage and 99.5% Max Duty Cycle
- **High Voltage and Current Regulation** Accuracy (0°C-85°C):
 - 0.4% Charge Voltage Regulation Accuracy
 - 4% Charge Current Regulation Accuracy
 - 4% Adapter Current Regulation Accuracy **Dynamic Power Management (DPM)**
- 3-Cell or 4-Cell Li-Ion Battery Voltage Select
- **Programmable Battery Charge Current, and** AC Adapter Current via Resistor
- 2% Accurate Current Sense Amplifiers for **Both Input Current and Charge Current** (0°C-125°C)
- Input Current Sense Amplifier Can Be Enabled with No Adapter to Sense Battery Discharge Current
- **Regulates Charge Current Down to 0-V Battery Voltage**
- AC Adapter Operating Range 8 V–24 V
- **Internal Soft Start**
- Status Indicators:
 - AC Adapter Present
 - Low Battery Indicator
 - DPM Regulation Loop Active Indicator
- **Reverse Battery to Adapter Discharge** . Protection
- **Battery/Adapter to System Power Selector** . Function
- **Charge Overcurrent Protection**
- Available in 40-Pin 5x7mm QFN Package

APPLICATIONS

- Portable Notebook Computers
- **Portable DVD Players**
- Webpads, PC Tablets


DESCRIPTION

The bq24730 is a high efficiency synchronous battery pack charger with high level of integration for portable applications. This device implements a high performance analog front-end that interfaces to the system power management micro-controller through a hardware interface.

The dynamic power management (DPM) function modifies the charge current depending on system load conditions, avoiding ac adapter overload.

High accuracy current sense amplifiers enable accurate measurement of either the charge current or the ac adapter current, allowing termination of nonsmart packs and monitoring of overall system power. The input current sense amplifier can be enabled with no adapter to sense battery discharge current.

Integrated features such as charger soft start, charge overcurrent protection, and IC temperature monitoring provide a second level of protection, in addition to pack and system protection functions.



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PART NO.	PACKAGE	BATTERY SHORTED (VERY LOW BATTERY VOLTAGE) OPERATION	ORDERING NUMBER (TAPE AND REEL)	QUANTITY
ba24720	40 PIN Charge Current Down to BAT 0.1/		bq24730RGFR	3000
bq24730	5 x 7 mm QFN	Charge Current Down to BAT = 0 V	bq24730RGFT	250

PACKAGE THERMAL DATA

PACKAGE ⁽¹⁾	θ_{JA}	TA ≤ 40°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C
RGF ⁽²⁾	36°C/W	2.36 W	0.028 W/°C

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

(2) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2×3 via matrix.

DEVICE INFORMATION

TERMINAL FUNCTIONS

Т	ERMINAL	DESCRIPTION
NO.	NAME	DESCRIPTION
1	CHGEN	Charge enable logic level low input. Logic High (HI) on the CHGEN pin disables the charger. Logic Low (LO) on the CHGEN pin enables the charger.
2	ACDRV	AC adapter to system switch driver output. Connect directly to the gate of the ACFET PMOS power FET. Connect the FET source to the PVCC node and negative side of the input current-sense resistor. Connect the FET drain to the system load side. Recommend placing a 10 -k Ω resistor from the gate to the source of the AC FET to keep the FET off when there is no power to the IC. If needed, an optional capacitor from gate to source of the ACFET is used to help slow down the ON and OFF times. The internal gate drive is asymmetrical allowing a quick turn-off and slower turn-off in addition to the internal break-before-make logic with respect to the BATDRV.
3	ACN	Adapter current sense resistor, negative input. An optional 0.1-μF ceramic capacitor is placed from this pin to AGND for common-mode filtering. An optional 0.1-μF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering.
4	ACP	Adapter current sense resistor, positive input. Place this on the adapter side of the input current sense resistor. Recommend placing a 0.1-µF ceramic capacitor from ACP to AGND to provide common-mode filtering.
5	ACDET	AC adapter detected sense voltage input. Connect a voltage divider resistor from adapter input (before Bypass FET) to ACDET, and another resistor from ACDET to AGND, in order to program adapter detect threshold of 2.4 V. ACDET threshold should be greater than maximum battery regulation voltage, and lower than the minimum adapter voltage.
6	ACSET	AC adapter (input) current limit setting. Program input current limit by a resistor from ACSET to AGND. Input current is proportional to the current out of the ACSET pin.
7	AIRDET	Airline mode program pin. Program airline mode input voltage by a resistor divider between input voltage (before BYPASS FET) and AGND. VREF5 regulator and system power selector (BYPASS pin and ACDRV pin) are enabled 500 ms after AIRDET voltage rises above 1.2 V. Charge is disabled until 500 ms after AIRDET voltage rises above 1.2 V, and 8 ms after ACDET rises above 2.4 V.
8	BYPASS	Gate drive for the adapter input BYPASS switch to prevent reverse discharge from the battery to the input. Connect this pin directly to the gate of the input bypass PMOS power FET. The drain of the FET is connected to the adapter input voltage node. The source of the FET is connected to the positive node of the input current-sense resistor. Recommend placing a 10-k Ω resistor from the gate to the source of the BYPASS FET to keep the FET off when there is no power to the IC. An optional capacitor can be placed from the gate to the source to slow-down the switching times. Adjusting the turn-on and turn-off times is typically not needed for this FET.
9	DPMDET	Dynamic power management (DPM) input current loop active, open-drain output status. Logic low (LO) indicates input current is being limited by reducing the charge current. A 10 -k Ω pull-up resistor to the host controller supply rail is needed.

DEVICE INFORMATION (continued)

TERMINAL FUNCTIONS (continued)

т	ERMINAL	
NO.	NAME	DESCRIPTION
10	LBSET	Low battery voltage threshold set. Program depleted battery pack threshold by a resistor from LBSET to AGND. The depleted voltage threshold is proportional to the voltage on the LBSET pin.
11	EAO	Error amplifier output for compensation. Connect the feedback compensation components from EAO to EAI. Typically, a capacitor in parallel with a series resistor and capacitor. See the compensation calculation procedures. This node is internally compared to the PWM saw-tooth oscillator.
12	EAI	Error amplifier negative input for compensation, also connect the feedback compensation components from EAI to EAO. Connect the input compensation components from FBO to EAI. See the compensation calculation procedures.
13	FBO	Feedback output for compensation. Connect the input compensation components from FBO to EAI. Typically, a resistor in parallel with a series resistor and capacitor. See the compensation calculation procedures.
14	AGND	Analog ground. Ground connection for low current sensitive analog and digital signals. Only connect to the PGND and GND nodes by connecting to the PowerPAD [™] underneath the IC.
15	VREF5	5-V regulated voltage output, used for internal bias. Used to indicate adapter present status, since enabled by AC detected. Connect a 1-μF ceramic capacitor from VREF5 pin to AGND as close as possible to the IC.
16	VCC	IC analog positive supply. Connect to adapter input, or diode, or by putting a diode from adapter input and a diode from battery pack to VCC. Put a $1-\mu$ F ceramic capacitor from VCC to AGND, as close as possible to the IC.
17	IADSLP	Adapter input current sense amplifier sleep mode enable logic input. Logic low (LO) input turns-off the input current sense amplifier (and enters sleep mode) when the input voltage falls below AIRDET threshold. Logic high (HI) input keeps-on the input current sense amplifier when the input voltage falls below AIRDET threshold and VCC is kept above 7 V. This allows measuring battery discharge current when the discharge path includes the voltage across ACP-ACN.
18	GND	Ground. Only connect to the AGND and PGND nodes by connecting to the PowerPAD [™] underneath the IC.
19	ACGOOD	AC adapter voltage detected and above the AIRDET threshold, open-drain output. Logic high (HI) output indicates input voltage is above AIRDET threshold. A 10-k Ω pull-up resistor to the host controller supply rail is needed.
20	ISYNSET	Program current threshold for synchronous to nonsynchronous regulation transition. Place a resistor from ISYNSET to AGND to program the charge undercurrent threshold to force non-synchronous converter operation at low output current and prevent negative inductor current. Threshold should be set from inductor current ripple to the full value of inductor current ripple.
21	LOWBAT	Low battery voltage, open-drain output. Logic low (LO) output on $\overline{\text{LOWBAT}}$ pin indicates the BAT voltage is below the LBSET depleted battery threshold. A 10-k Ω pull-up resistor to the host controller supply rail is needed.
22	IADAPT	Adapter current sense amplifier output. Current sense amplifier output voltage is 20x the current sense resistor differential voltage (ACP-ACN). Place a 0.1-µF capacitor from IADAPT to AGND for filtering the output ripple. Optionally, add an RC filter after the output capacitor for additional filtering.
23	IBAT	Battery charge current sense amplifier output. Current sense amplifier output voltage is 20x the current sense resistor differential voltage (SRP-SRN). Place a 0.1-µF capacitor from IBAPT to AGND for filtering the output ripple. Optionally, add an RC filter after the output capacitor for additional filtering.
24	SRSET	Battery charge current limit setting. Program battery charge current limit by a resistor from SRSET to AGND. Battery charge current is proportional to the current out of the SRSET pin.
25	BAT	Battery voltage remote sense. Directly connect a kelvin sense trace from the battery pack positive terminal to the BAT pin to accurately sense the battery pack voltage. Place a 0.1-µF capacitor from BAT to AGND close to the IC to filter high frequency noise.
26	SRN	Charge current sense resistor, negative input. Connect to the charge current sense resistor negative terminal. Optionally, add a 0.1 - μ F ceramic capacitor from SRN to AGND near the IC for common-mode filter.
27	SRP	Charge current sense resistor, positive input. Connect to the charge current sense resistor positive terminal. Placing a 0.1- μ F ceramic capacitor from SRP to AGND near the IC for common-mode filter is recommend. Optionally, place a 0.1- μ F ceramic capacitor from SRP to SRN near the IC for differential-mode filter.
28	SYNN	Charge overcurrent and charge undercurrent negative sense input. Connect to the charge current sense resistor negative terminal. If sensing the same sense resistor as SRN, the user can connect directly to the SRN pin and no further filter capacitors are needed. To sense a different sense resistor, add a 0.1 -µF ceramic capacitor from SYNN to AGND near the IC for common-mode filter.
29	SYNP	Charge overcurrent and charge undercurrent negative sense input. Connect to the charge current sense resistor positive terminal. If sensing the same sense resistor as SRP, the user can connect directly to the SRP pin, and no further filter capacitors are needed. To sense a different sense resistor, add a 0.1 -µF ceramic capacitor from SYNP to AGND near the IC for common-mode filter, and place a 0.1 -µF ceramic capacitor from SYNP to SYNN near the IC for differential-mode filter.
30	SYS	System load, voltage sense. Connect directly to the system load node and the drain of the BAT PMOS power FET.

DEVICE INFORMATION (continued)

TERMINAL FUNCTIONS (continued)

TI	ERMINAL	DECODIDITION
NO.	NAME	DESCRIPTION
31	BATDRV	Battery to system switch driver output. Gate drive for the battery to system load BAT PMOS power FET to isolate the system from the battery to prevent current flow from the system to the battery, while allowing a low impedance path from battery to system and while discharging the battery pack to the system load. Connect this pin directly to the gate of the input BAT PMOS power FET. Connect the source of the FET to the system load voltage node. Connect the drain of the FET to the battery pack positive node. Placing a 10-k Ω resistor from the gate to the source of the BAT FET to keep the FET off when there is no power to the IC is recommended. An optional capacitor is placed from the gate to the source to slow-down the switching times. The internal gate drive is asymmetrical allowing a quick turn-off and slower turn-off in addition to the internal break-before-make logic with respect to the $\overline{\text{ACDRV}}$.
32	CELLS	Battery pack cell select logic input. Logic low (LO) input programs 3-cell Li-Ion output voltage (12.6 V). Logic high (HI) input programs 4-cell Li-Ion output voltage (16.8 V)
33	STAT	Charger status, open-drain output. Logic low(LO) output indicates charger is on. Logic high (HI) output indicates controller is not charging. A 10-kΩ pull-up resistor to the host controller supply rail is needed.
34	PGND	Power ground. Ground connection for the high-current power converter nodes. Only connect to the AGND and GND nodes by connecting to the PowerPAD [™] underneath the IC.
35	LODRV	PWM low side driver output. Connect directly to the gate of the low-side NMOS power FET with a short trace.
36	REGN	Low-side driver gate voltage regulator and source for high-side driver bootstrap voltage. Add a $1-\mu$ F ceramic capacitor from REGN pin to PGND pin, close to the IC. Place a small signal Schottky diode from REGN to BTST for bootstrap voltage.
37	РН	Synchronous buck phase node. Connect directly to the source of the high-side NMOS FET with a short trace. This node is the common connection between the high-side FET, low-side FET, and output inductor. Connect a 0.1 - μ F boot-strap ceramic capacitor from BTST to PH.
38	HIDRV	PWM high side driver output. Connect directly to the gate of the high-side NMOS power FET with a short trace.
39	BTST	High-side FET Boot-strap input pin. Connect to positive side of boot-strap capacitor. Connect a $0.1-\mu$ F bootstrap capacitor from the BTST pin to the PH node. Also, connect a bootstrap diode with the anode connected to the REGN pin and the cathode connected to the BTST pin. An optional $4.7-\Omega - 15-\Omega$ series resistor is placed between the BTST pin and the bootstrap-diode/capacitor junction to slow-down the turn-on time of the high-side FET for reducing ringing due to high dv/dt of the phase node.
40	PVCC	IC power positive supply. Connect directly to the drain of the high-side NMOS power FET. A 0.1-µF decoupling ceramic capacitor is recommended from PVCC to PGND.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

	PIN	VALUE / UNIT
	ACN, ACP, PVCC, ACDRV, SYNN, SYNP, SRP, SRN , BATDRV, BAT, BYPASS, SYS, VCC	–0.3 V to 30 V
	PH	-1 V to 30 V
Supply voltage range	LODRV, REGN, FBO, EAI, EAO, ACGOOD, ISYNSET, CHGEN, VREF5, ACDET, IBAT, STAT, ACSET, AIRDET, DPMDET, LBSET, IADSLP, LOWBAT, IADAPT, SRSET, CELLS	–0.3 V to 7 V
	BTST, HIDRV (with respect to AGND and PGND)	-1 V to 36 V
Maximum differential voltage	AGND-PGND, AGND-DGND	–0.3 V to 0.3 V
Maximum difference voltage	ACP-ACN, SRP-SRN, and SYNP-SYNN	0.6 V
Operating ambient temperature range (T _A)		–40°C to 85°C
Maximum junction temperature (T _J)		150°C
Storage temperature range (T _{stg})		–65°C to 150°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to AGND, unless otherwise noted. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the Data book for thermal limitations and considerations of packages.

RECOMMENDED OPERATING CONDITIONS

	PIN	MIN	NOM MAX	UNIT
	ACN, ACP, PVCC, ACDRV, SRP, SRN, BATDRV, BAT, BYPASS, SYS, VCC, SYNN, SYNP	0	24	V
	PH	-0.5	24	V
Supply voltage range	LODRV, REGN, VREF5	0	6.5	V
	FBO, EAI, EAO, ACGOOD, ISYNSET, <u>CHGEN</u> , ACDET, STAT, ACSET, AIRDET, <u>DPMDET</u> , LBSET, IADSLP, LOWBAT, SRSET, CELLS, IBAT, IADAPT, ACDET	0	5.5	V
	BTST, HIDRV	0	30	V
Maximum differential voltage	AGND-PGND, AGND-DGND		0	V
Maximum difference voltage	ACP-ACN, SYNN-SYNP, SRP-SRN		0.5	V
Junction temperature range (T _J)		-40	125	°C
Storage temperature range (T _{stg})		-55	150	°C

ELECTRICAL CHARACTERISTICS

8 Vdc \leq V_(VCC) \leq 24 Vdc, 0°C \leq T_J \leq 125°C, all voltages with respect to AGND (unless otherwise noted)

	PARAMETER	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
BATTERY VO	LTAGE REGULATION						
V _(BAT_ICR)	VBAT Input voltage range	V _(BAT)		0		PVCC	V
	Detter and discussion of the second second		$T_J = 0^{\circ}C - 85^{\circ}C$	-0.4%		0.4%	
	Battery regulation voltage Accuracy	12.6 V and 16.8 V	$T_J = 0^{\circ}C - 125^{\circ}C$	-0.5%		0.5%	
		CELLS = 0			12.6		
V _(VBATREG)	BAT voltage regulation range	CELLS = 1			16.8		V
PWM AC ADA	APTER INPUT CURRENT REGULATION	DPM (DYNAMIC POWER MANAGEMENT)		1 1			
V _(IREG_DPM)	ACP-ACN differential voltage range for input current regulation	$V_{(IREG_DPM)} = V_{(ACP)} \cdot V_{(ACN)}$				200	mV
V _(ACSET)	Voltage on the ACSET pin				1		V
G _(ACSET)	ACSET gain				1000		V/A
		$T_{J} = 0^{\circ}C - 85^{\circ}C, V_{CC} \ge V_{CC} \text{ (min)},$	$V_{(ACP)} - V_{(ACN)} = 40 \text{ mV}$ (4 A with 10 m Ω)	-3%		4%	
	Current regulation accuracy	$V_{CC} \ge V_{(BAT)} + V_{(DO-MAX)}$, ⁽¹⁾ Over differential threshold range, $V_{(IREG)}$, Does not include error induced by the	$\label{eq:VACP} \begin{split} V_{(ACP)} &- V_{(ACN)} = 20 \mbox{ mV} \\ (2 \mbox{ A with 10 } m\Omega) \end{split}$	-3%		7%	
		tolerance of the sense resistor, R _(SNS)	$\label{eq:V(ACP)} \begin{split} V_{(ACP)} &- V_{(ACN)} = 5 \mbox{ mV} \\ (0.5 \mbox{ A with } 10 \mbox{ m}\Omega) \end{split}$	-25%		25%	
PWM BATTE	RY CHARGE CURRENT REGULATION			· ·			
V _(IREG_CHG)	SRP-SRN differential voltage range for input current regulation	$V_{(IREG_CHG)} = V_{(SRP)} - V_{(SRN)}$				200	mV
V _(SRSET)	Voltage on the SRSET pin				1		V
G _(SRSET)	SRSET gain				1000		V/A
		$T_J = 0^{\circ}C - 85^{\circ}C, V_{CC} \ge V_{CC}$ (min),	$V_{(SRP-SRN)} = 40 \text{ mV}$ (4 A with 10 m Ω)	-3%		4%	
	Current regulation accuracy	rent regulation accuracy $\begin{array}{l} V_{CC} \geq V_{(BAT)} + V_{(DO-MAX)}, \ ^{(1)} \\ Over differential threshold range, V_{(IREG)}, \\ Does not include error induced by the \end{array}$	$V_{(SRP-SRN)} = 20 \text{ mV}$ (2 A with 10 m Ω)	-3%		7%	
		tolerance of the sense resistor, $R_{(\text{SNS})}$	$V_{(SRP-SRN)} = 5 \text{ mV}$ (0.5 A with 10 m Ω)	-25%		25%	
CHARGE CU	RRENT SENSE AMPLIFIER – IBAT AMP	LIFIER					
M	SRP, SRN common-mode input voltage range			2.5		20	V
V _(IBAT)	IBAT output voltage range			0		3.5	V
G _(IBAT)	Voltage gain	$G_{(IBAT)} = V_{(IBAT)} / V_{(SRP, SRN)}$			20		V/V
			$V_{(SRP-SRN)} = 40 \text{ mV}$ (4 A with 10 m Ω)	-2%		2%	
	Charge current sense amplifier output voltage accuracy		$V_{(SRP-SRN)} = 20 \text{ mV}$ (2 A with 10 m Ω)	-3%		3%	
			$V_{(SRP-SRN)} = 5 \text{ mV}$ (0.5 A with 10 m Ω)	-25%		25%	
I(BAT_LIM)	IBAT output current limit	IBAT shorted to AGND		4.5			mA

(1) $V_{(DO-max)}$ is defined as the maximum drop-out voltage. $V_{(DO-max)}$ = 1 V unless other wise specified. In an actual application, $V_{(DO - MAX)} = (R_{(SNS)} \times I_O) + V_{(DSON_HIGH_SIDE_FET)} + V_{(DSON_BYPASS_FET)}$.

ELECTRICAL CHARACTERISTICS (continued)

8 Vdc \leq V_(VCC) \leq 24 Vdc, 0°C \leq T_J \leq 125°C, all voltages with respect to AGND (unless otherwise noted)

ENSE AMPLIFIER - IADAPT AMPL P, ACN Common-mode input tage range DAPT output voltage range tage gain apter current sense amplifier put voltageaccuracy DAPT output current limit P and ACN quiescent current P and ACN quiescent current P and SRN quiescent current S quiescent current quiescent current quiescent current	$\begin{split} & V_{(IADAPT)} = V_{(ACP, \ ACN)} \times G_{(IADAPT)} \\ & V_{(SRP)} > 2.5 \ V \ or \ V_{(SRP)} > V_{(IADAPT)} + 1 \ V \\ & G_{(IADAPT)} = V_{(IADAPT)} / V_{(ACP, \ ACN)} \\ & V_{(BAT)} > 2.5 \ V \ or \ V_{(BAT)} > \\ & V_{(IADAPT)} + V_{(DO-MAX)}^{(1)} \\ & IADAPT \ shorted \ to \ AGND \\ & Selector \ and \ charger \ operational. \end{split}$,	0 0 -2% -3% -25% 4.5	20	24 3.5 2% 3% 25%	V V V/V mA
tage range DAPT output voltage range tage gain apter current sense amplifier put voltageaccuracy DAPT output current limit DTIONS CC), V(PVCC), input voltage operating ge ENT – NO ADAPTER CONNECTEE C and PVCC quiescent current P and ACN quiescent current T quiescent current P and SRN quiescent current NN and SYNP quiescent current S quiescent current	$\begin{split} & V_{(SRP)} > 2.5 \text{ V or } V_{(SRP)} > V_{(IADAPT)} + 1 \text{ V} \\ \hline & G_{(IADAPT)} = V_{(IADAPT)} / V_{(ACP, \ ACN)} \\ & V_{(IADAPT)} = V_{(IADAPT)} / V_{(ACP, \ ACN)} \\ & V_{(IADAPT)} > 2.5 \text{ V or } V_{(BAT)} > \\ & V_{(IADAPT)} + V_{(DO-MAX)}^{(1)} \\ \hline & IADAPT \ shorted \ to \ AGND \\ \hline & IADAPT \ shorted \ to \ AGND \\ \hline & IADAPT \ shorted \ to \ AGND \\ \hline & I_{(VCC,PVCC)} = (I_{(VCC)} + I_{(PVCC)}) \ at \ V_{(VCC)} = V_{(PVCC)} \\ \hline & I_{(ACP, ACN)} = (I_{(ACP)} + I_{(ACN)}) \ at \ V_{(ACP)} = V_{(ACN)} = \\ \hline & I_{(BAT)} \ at \ V_{(BAT)} = V_{(VCC)} = V_{(PVCC)} = 16.8 \text{ V} \\ \end{split}$	$\begin{array}{c} (4 \text{ A with } 10 \text{ m}\Omega) \\ \hline V_{(ACP)} - V_{(ACN)} = 20 \text{ mV} \\ (2 \text{ A with } 10 \text{ m}\Omega) \\ \hline V_{(ACP)} - V_{(ACN)} = 5 \text{ mV} \\ (0.5 \text{ A with } 10 \text{ m}\Omega) \\ \hline \end{array}$	0 -2% -3% -25% 4.5	20	3.5 2% 3% 25%	V V/V
tage gain apter current sense amplifier put voltageaccuracy DAPT output current limit DTIONS CC), V(PVCC), input voltage operating ge ENT – NO ADAPTER CONNECTED C and PVCC quiescent current P and ACN quiescent current T quiescent current P and SRN quiescent current NN and SYNP quiescent current S quiescent current	$\begin{split} & V_{(SRP)} > 2.5 \text{ V or } V_{(SRP)} > V_{(IADAPT)} + 1 \text{ V} \\ \hline & G_{(IADAPT)} = V_{(IADAPT)} / V_{(ACP, \ ACN)} \\ & V_{(IADAPT)} = V_{(IADAPT)} / V_{(ACP, \ ACN)} \\ & V_{(IADAPT)} > 2.5 \text{ V or } V_{(BAT)} > \\ & V_{(IADAPT)} + V_{(DO-MAX)}^{(1)} \\ \hline & IADAPT \ shorted \ to \ AGND \\ \hline & IADAPT \ shorted \ to \ AGND \\ \hline & IADAPT \ shorted \ to \ AGND \\ \hline & I_{(VCC,PVCC)} = (I_{(VCC)} + I_{(PVCC)}) \ at \ V_{(VCC)} = V_{(PVCC)} \\ \hline & I_{(ACP, ACN)} = (I_{(ACP)} + I_{(ACN)}) \ at \ V_{(ACP)} = V_{(ACN)} = \\ \hline & I_{(BAT)} \ at \ V_{(BAT)} = V_{(VCC)} = V_{(PVCC)} = 16.8 \text{ V} \\ \end{split}$	$\begin{array}{c} (4 \text{ A with } 10 \text{ m}\Omega) \\ \hline V_{(ACP)} - V_{(ACN)} = 20 \text{ mV} \\ (2 \text{ A with } 10 \text{ m}\Omega) \\ \hline V_{(ACP)} - V_{(ACN)} = 5 \text{ mV} \\ (0.5 \text{ A with } 10 \text{ m}\Omega) \\ \hline \end{array}$	-2% -3% -25% 4.5	20	2% 3% 25%	V/V
apter current sense amplifier put voltageaccuracy DAPT output current limit DITIONS CC), V _(PVCC) , input voltage operating ge ENT – NO ADAPTER CONNECTED C and PVCC quiescent current P and ACN quiescent current T quiescent current P and SRN quiescent current NN and SYNP quiescent current S quiescent current	$\begin{split} & V_{(BAT)} > 2.5 \; V \; \text{or} \; V_{(BAT)} > \\ & V_{(IADAPT)} + V_{(IDO-MAX)}^{(1)} \\ \\ & IADAPT \; shorted \; to \; AGND \\ \\ & Selector \; and \; charger \; operational. \\ & D \\ \\ & I_{(VCC,PVCC)} = (\; I_{(VCC)} + I_{(PVCC)} \;) \; at \; V_{(VCC)} = V_{(PVCC)} \\ & I_{(ACP,ACN)} = (\; I_{(ACP)} + I_{(ACN)} \;) \; at \; V_{(ACP)} = V_{(ACPN)} \\ & I_{(BAT)} \; at \; V_{(BAT)} = V_{(VCC)} = V_{(PVCC)} = I6.8 \; V \end{split}$	$\begin{array}{c} (4 \text{ A with } 10 \text{ m}\Omega) \\ \hline V_{(ACP)} - V_{(ACN)} = 20 \text{ mV} \\ (2 \text{ A with } 10 \text{ m}\Omega) \\ \hline V_{(ACP)} - V_{(ACN)} = 5 \text{ mV} \\ (0.5 \text{ A with } 10 \text{ m}\Omega) \\ \hline \end{array}$	-3% -25% 4.5	20	3%	
put voltageaccuracy DAPT output current limit DITIONS CC), V _(PVCC) , input voltage operating ge ENT – NO ADAPTER CONNECTED C and PVCC quiescent current P and ACN quiescent current T quiescent current P and SRN quiescent current NN and SYNP quiescent current S quiescent current	$V_{(IADAPT)} + V_{(DO-MAX)}^{(1)}$ IADAPT shorted to AGND Selector and charger operational. $I_{(VCC,PVCC)} = (I_{(VCC)} + I_{(PVCC)}) \text{ at } V_{(VCC)} = V_{(PVCC)}$ $I_{(ACP,ACN)} = (I_{(ACP)} + I_{(ACN)}) \text{ at } V_{(ACP)} = V_{(ACN)} =$ $I_{(BAT)} \text{ at } V_{(BAT)} = V_{(VCC)} = V_{(PVCC)} = 16.8 \text{ V}$	$\begin{array}{c} (4 \text{ A with } 10 \text{ m}\Omega) \\ \hline V_{(ACP)} - V_{(ACN)} = 20 \text{ mV} \\ (2 \text{ A with } 10 \text{ m}\Omega) \\ \hline V_{(ACP)} - V_{(ACN)} = 5 \text{ mV} \\ (0.5 \text{ A with } 10 \text{ m}\Omega) \\ \hline \end{array}$	-3% -25% 4.5		3%	mA
put voltageaccuracy DAPT output current limit DITIONS CC), V _(PVCC) , input voltage operating ge ENT – NO ADAPTER CONNECTED C and PVCC quiescent current P and ACN quiescent current T quiescent current P and SRN quiescent current NN and SYNP quiescent current S quiescent current	$V_{(IADAPT)} + V_{(DO-MAX)}^{(1)}$ IADAPT shorted to AGND Selector and charger operational. $I_{(VCC,PVCC)} = (I_{(VCC)} + I_{(PVCC)}) \text{ at } V_{(VCC)} = V_{(PVCC)}$ $I_{(ACP,ACN)} = (I_{(ACP)} + I_{(ACN)}) \text{ at } V_{(ACP)} = V_{(ACN)} =$ $I_{(BAT)} \text{ at } V_{(BAT)} = V_{(VCC)} = V_{(PVCC)} = 16.8 \text{ V}$	(2 A with 10 mΩ) V _(ACP) - V _(ACN) = 5 mV (0.5 A with 10 mΩ) ₂₎ = 16.8 V	-25% 4.5		25%	mA
ITIONS CC), V(PVCC), input voltage operating ge ENT – NO ADAPTER CONNECTED C and PVCC quiescent current P and ACN quiescent current T quiescent current P and SRN quiescent current NN and SYNP quiescent current S quiescent current	Selector and charger operational. D $I_{(VCC,PVCC)} = (I_{(VCC)} + I_{(PVCC)}) \text{ at } V_{(VCC)} = V_{(PVCC)}$ $I_{(ACP,ACN)} = (I_{(ACP)} + I_{(ACN)}) \text{ at } V_{(ACP)} = V_{(ACN)} =$ $I_{(BAT)} \text{ at } V_{(BAT)} = V_{(VCC)} = V_{(PVCC)} = 16.8 \text{ V}$	(0.5 Å with 10 mΩ)	4.5			mA
ITIONS CC), V(PVCC), input voltage operating ge ENT – NO ADAPTER CONNECTED C and PVCC quiescent current P and ACN quiescent current T quiescent current P and SRN quiescent current NN and SYNP quiescent current S quiescent current	Selector and charger operational. D $I_{(VCC,PVCC)} = (I_{(VCC)} + I_{(PVCC)}) \text{ at } V_{(VCC)} = V_{(PVCC)}$ $I_{(ACP,ACN)} = (I_{(ACP)} + I_{(ACN)}) \text{ at } V_{(ACP)} = V_{(ACN)} =$ $I_{(BAT)} \text{ at } V_{(BAT)} = V_{(VCC)} = V_{(PVCC)} = 16.8 \text{ V}$,			24	mA
CC), V(PVCC), input voltage operating ge ENT – NO ADAPTER CONNECTED C and PVCC quiescent current P and ACN quiescent current T quiescent current P and SRN quiescent current NN and SYNP quiescent current S quiescent current	D $I_{(VCC,PVCC)} = (I_{(VCC)} + I_{(PVCC)}) \text{ at } V_{(VCC)} = V_{(PVCC)}$ $I_{(ACP,ACN)} = (I_{(ACP)} + I_{(ACN)}) \text{ at } V_{(ACP)} = V_{(ACN)} =$ $I_{(BAT)} \text{ at } V_{(BAT)} = V_{(VCC)} = V_{(PVCC)} = 16.8 \text{ V}$,	8		24	
ge ENT - NO ADAPTER CONNECTED C and PVCC quiescent current P and ACN quiescent current T quiescent current P and SRN quiescent current NN and SYNP quiescent current S quiescent current	D $I_{(VCC,PVCC)} = (I_{(VCC)} + I_{(PVCC)}) \text{ at } V_{(VCC)} = V_{(PVCC)}$ $I_{(ACP,ACN)} = (I_{(ACP)} + I_{(ACN)}) \text{ at } V_{(ACP)} = V_{(ACN)} =$ $I_{(BAT)} \text{ at } V_{(BAT)} = V_{(VCC)} = V_{(PVCC)} = 16.8 \text{ V}$,	8		24	
C and PVCC quiescent current P and ACN quiescent current T quiescent current P and SRN quiescent current NN and SYNP quiescent current S quiescent current	$\begin{split} I_{(VCC,PVCC)} &= (\ I_{(VCC)} + I_{(PVCC)}) \text{ at } V_{(VCC)} = V_{(PVCC)} \\ I_{(ACP,ACN)} &= (\ I_{(ACP)} + I_{(ACN)}) \text{ at } V_{(ACP)} = V_{(ACN)} = \\ I_{(BAT)} \text{ at } V_{(BAT)} = V_{(VCC)} = V_{(PVCC)} = 16.8 \text{ V} \end{split}$,		I		V
P and ACN quiescent current T quiescent current P and SRN quiescent current NN and SYNP quiescent current S quiescent current	$\begin{split} I_{(ACP,ACN)} &= \left(\ I_{(ACP)} + I_{(ACN)} \right) \text{ at } V_{(ACP)} = V_{(ACN)} = \\ I_{(BAT)} \text{ at } V_{(BAT)} = V_{(VCC)} = V_{(PVCC)} = 16.8 \text{ V} \end{split}$,			I	
P and ACN quiescent current T quiescent current P and SRN quiescent current NN and SYNP quiescent current S quiescent current	$\begin{split} I_{(ACP,ACN)} &= \left(\ I_{(ACP)} + I_{(ACN)} \right) \text{ at } V_{(ACP)} = V_{(ACN)} = \\ I_{(BAT)} \text{ at } V_{(BAT)} = V_{(VCC)} = V_{(PVCC)} = 16.8 \text{ V} \end{split}$,			254	μA
T quiescent current P and SRN quiescent current NN and SYNP quiescent current S quiescent current	$I_{(BAT)}$ at $V_{(BAT)}$ = $V_{(VCC)}$ = $V_{(PVCC)}$ = 16.8 V	$v_{(VCC)} - v_{(PVCC)} = 10.0 V$			1	μA
P and SRN quiescent current NN and SYNP quiescent current S quiescent current		····, ····			17	μA
NN and SYNP quiescent current S quiescent current	(011,011) ((011) (011) (011) (011) ((011) (011)	$V_{(VCC)} = V_{(PVCC)} = 16.8 V$			1	μΑ
S quiescent current	$I_{(SYNN,SYNP)} = (I_{(SYNN)} + I_{(SYNP)})$ at $V_{(SYNP)} = V_{(SYNP)}$				1	μΑ
	$I_{(SYS)} \text{ at } V_{(SYS)} = V_{(VCC)} = V_{(PVCC)} = 16.8 \text{ V}$	rnn) - *(vcc) - *(pvcc) - *0.0 *			25	μΑ
quescent current	$I_{(SYS)} = V_{(VCC)} = V_{(PVCC)} = 16.8 V$ $I_{(PH)} = V_{(PH)} = V_{(VCC)} = V_{(PVCC)} = 16.8 V$				1	μΑ
ST quiescent current	$I_{(PH)}$ at $V_{(PH)} = V_{(VCC)} = V_{(PVCC)} = 16.8 V$ $I_{(BTST)}$ at $V_{(BTST)} = V_{(VCC)} = V_{(PVCC)} = 16.8 V$				1	μΑ
ENT - ADAPTER CONNECTED AN						μΑ
C and PVCC quiescent current, ile converter is not switching	$I_{(VCC,PVCC)} = (I_{(VCC)} + I_{(PVCC)} at V_{(VCC)} = V_{(PVCC)} = HI) = DISABLED$	= 16.8 V, charger off (CHGEN =			4.45	mA
C Current while converter is tching including gate drive current	$ I_{VCC,SW} = I_{VCC}, \\ FPWM = 300 \text{ kHz}, \text{ charger on } (\overline{CHGEN} = LO \\ Q_{(G)} \text{ at HIDRV} = Q_{(G)} \text{ at LODRV} = 30 \text{ nC}, \\ [No Gate drive switching current = Q_{(G)} \times FPWM = mA$	Load on VREF5]		25		mA
DO VOLTAGE AND AC DETECTIO	N STATUS (VREF5, TURNS ON WHEN AIRE	DET DETECTED)		I	I	
Regulator output voltage	Adapter detected (V _{ACDET} >V _(ACD)), V _{CC} > 7 V 0 \rightarrow 10 mA, source current		4.75	5	5.25	V
turation voltage when VREF5 is off	Adapter not detected, (V _{ACDET} < V _(ACD)) 0 \rightarrow 10 mA, ac adapter inserted, C ₀ = 1 µF,	discharge load		0.15		V
ort-circuit current	V _(VREF5) = AGND			20		mA
					I	
dervoltage lockout threshold	VREF5 rising, POR mode set at VREF5 < V(U	VLO)		3.7		V
VLO) hysteresis	VREF5 falling	,		100		mV
NPUTS (CHGEN, CELLS, IADSPL)						
ut low threshold level	2.7 V < V _(pull-up) < 5.5 V				0.8	V
ut high threshold level			2.1			V
akage current	Pin V = 5.5 V				1	μA
•						· ·
tput saturation voltage	I = 5 mA				0.5	V
						μA
-	(I OLL*OF)					۳, ,
	V(cop con rising			190		%I _{(REG_CH}
				20		%I _{(REG_CH}
	Siless to Hono Incline du Corrent)			4	1	V
-						
-				500		V/A
						°C
steresis	I J talling, Charge enabled at $T_J < T_{(SHUT)} - T_{(SHUT)}$	SHUTH)		15		°C
	O VOLTAGE AND AC DETECTION Regulator output voltage Irration voltage when VREF5 is off rt-circuit current DCKOUT CIRCUIT ervoltage lockout threshold Loj hysteresis IPUTS (CHGEN, CELLS, IADSPL) t low threshold level t high threshold level t high threshold level t age current UT (ACGOOD, STAT, LOWBAT, I but saturation voltage (age current RENT COMPARATOR rcurrent protection threshold teresis IRRENT THRESHOLD (SYNCHRO NSET voltage VSET gain WN rmal shutdown threshold	Gate drive switching current = $G_{(S)} \times FPWW = mA$ O VOLTAGE AND AC DETECTION STATUS (VREF5, TURNS ON WHEN AIRI Adapter detected ($V_{ACDET} > V_{(ACD)}$), $V_{CC} > 7 V$ $0 \rightarrow 10 mA$, source currentRegulator output voltageAdapter detected ($V_{ACDET} > V_{(ACD)}$), $V_{CC} > 7 V$ $0 \rightarrow 10 mA$, source currentIntration voltage when VREF5 is off retrictic turrentAdapter not detected, ($V_{ACDET} < V_{(ACD)}$) $0 \rightarrow -10 mA$, ac adapter inserted, $C_0 = 1 \ \mu$ F, $V_{(VREF5)} = AGND$ OCKOUT CIRCUITV(VREF5 rising, POR mode set at VREF5 < V(U LO) hysteresisVREF5 fallingIPUTS (CHGEN, CELLS, IADSPL)V t low threshold level2.7 V < $V_{(pull-up)} < 5.5 V$ t low threshold level2.7 V < $V_{(pull-up)} < 5.5 V$ to this threshold level2.7 V < V_{(pull-up)} < 5.5 VUT (ACGOOD, STAT, LOWBAT, DPMDET)put saturation voltaget l = 5 mAkage current $V_{(SRP-SRN)}$ risingtreesis $V_{(SRP-SRN)}$ fallingRENT COMPARATORrecurrent protection thresholdV (SRP-SRN) fallingRENT THRESHOLD (SYNCHRONOUS to NONSYNCHRONOUS CURRENT)NSET voltageVSET voltageVSET voltageVSET spainVMrmal shutdown thresholdT_J rising, Charge disabled at T_J > T_{(SHUT)} T_(C)teresisT_J falling, Charge enabled at T_J < T_{(SHUT)} T_(C)	Gate drive switching currentMAO VOLTAGE AND AC DETECTION STATUS (VREF5, TURNS ON WHEN AIRDET DETECTED)Regulator output voltageAdapter detected ($V_{ACDET} > V_{(ACD)}$), $V_{CC} > 7 V$ $0 \rightarrow 10 mA$, source currentAdapter not detected, ($V_{ACDET} < V_{(ACD)}$)Irration voltage when VREF5 is offAdapter not detected, ($V_{ACDET} < V_{(ACD)}$)O $O \rightarrow 10 mA$, ac adapter inserted, $C_0 = 1 \ \mu$ F, discharge loadOrthogonal Characterization voltage when VREF5 is offAdapter not detected, ($V_{ACDET} < V_{(ACD)}$)OckOUT CIRCUITV(NREF6) = AGNDOCKOUT CIRCUITervoltage lockout thresholdVREF5 rising, POR mode set at VREF5 < $V_{(UVLO)}$ UVEF5 fallingPUTS (CHGEN, CELLS, IADSPL)to where should level2.7 V < $V_{(pull-up)} < 5.5 V$ UT (ACGOOD, STAT, LOWBAT, DPMDET)but saturation voltageI = 5 mAvage currentV ($PULL-UP$) = 5 VRENT COMPARATORrecurrent protection thresholdV (SRP-SRN) risingV (SRP-SRN) fallingIRENT THRESHOLD (SYNCHRONOUS to NONSYNCHRONOUS CURRENT)NSET voltageNSET voltageVising, Charge disabled at T _J > T(SHUT)T (SHUT)T (SHUT)T (SHUT)T (SHUT)T (SHUT)T (SHUT)T (SHUT)T (SHUT) <td>Gate drive switching current Gate drive subthing current MA Gate drive switching current NO VOLTAGE AND AC DETECTION STATUS (VREF5, TURNS ON WHEN AIRDET DETECTED) Regulator output voltage Adapter detected ($V_{ACDET} > V_{(ACD)}$), $V_{CC} > 7 V$ 4.75 Irration voltage when VREF5 is off Adapter not detected, ($V_{ACDET} < V_{(ACD)}$) 0 \rightarrow 10 mÅ, ac adapter inserted, $C_0 = 1 \mu$F, discharge load 0 OCKOUT CIRCUIT V(VREF5) = AGND 0 0 PUTS (CHGEN, CELLS, IADSPL) VREF5 rising, POR mode set at VREF5 < $V_{(UVLO)}$ 0 PUTS (CHGEN, CELLS, IADSPL) 0 0 0 It hireshold level 2.7 V < $V_{(pul-up)} < 5.5 V$ 2.1 VI (ACGOOD, STAT, LOWBAT, DPINDET) 0 0 0 Dut saturation voltage 1 = 5 mA 0 0 RENT COMPARATOR V(PULL-UP) = 5 V 0 0 RENT THRESHOLD (SYNCHRONOUS to NONSYNCHRONOUS CURRENT) 0 0 0 VISET voltage V(GRP-SRN) failing 0 0 0 RENT THRESHOLD (SYNCHRONOUS to NONSYNCHRONOUS CURRENT) 0 0 0 0 VISET voltage V(SRP-SRN) failing 0<td>Control<</td><td>Bale bit We switch ing durinit a $Q_{(QA} FPWW = (SO BC + SO BC) / SOOR 2 = 18$ Image of the switch ing durinit a $Q_{(QA} FPWW = (SO BC + SO BC) / SOOR 2 = 18$ No VOLTAGE AND AC DETECTION STATUS (VREFS, TURNS ON WHEN AIRDET DETECTED) 4.75 5 5.25 Adapter detected (Vaccer, SVacc0)) $0 \rightarrow 10$ mA, source current 0.15 0.15 Irration voltage when VREFS is off Adapter not detected, (Vaccer, Vacc0)) 0.15 0.15 In-toricuit current V(verso) = AGND 20 0 OCKOUT CIRCUIT Verters 3.7 0 Prostage lockout threshold VREFS failing 100 0 IPUTS (CHGEN, CELLS, IADSPL) Verters failing 0.01 0.8 It high threshold level 2.7 V < V_(pulkup) < 5.5 V</td> 2.1 0 It data data to voltage 1 = 5 mA 0.5 0.5 to gae current Pin V = 5.5 V 1 1 It asturation voltage 1 = 5 mA 0.5 0 to gae current V_(pulkup) = 5 V 1 1 RENT COMPARATOR 100 1 1 RENT COMPARATOR 190 0 0 V(SBEP SRN) falling</td>	Gate drive switching current Gate drive subthing current MA Gate drive switching current NO VOLTAGE AND AC DETECTION STATUS (VREF5, TURNS ON WHEN AIRDET DETECTED) Regulator output voltage Adapter detected ($V_{ACDET} > V_{(ACD)}$), $V_{CC} > 7 V$ 4.75 Irration voltage when VREF5 is off Adapter not detected, ($V_{ACDET} < V_{(ACD)}$) 0 \rightarrow 10 mÅ, ac adapter inserted, $C_0 = 1 \mu$ F, discharge load 0 OCKOUT CIRCUIT V(VREF5) = AGND 0 0 PUTS (CHGEN, CELLS, IADSPL) VREF5 rising, POR mode set at VREF5 < $V_{(UVLO)}$ 0 PUTS (CHGEN, CELLS, IADSPL) 0 0 0 It hireshold level 2.7 V < $V_{(pul-up)} < 5.5 V$ 2.1 VI (ACGOOD, STAT, LOWBAT, DPINDET) 0 0 0 Dut saturation voltage 1 = 5 mA 0 0 RENT COMPARATOR V(PULL-UP) = 5 V 0 0 RENT THRESHOLD (SYNCHRONOUS to NONSYNCHRONOUS CURRENT) 0 0 0 VISET voltage V(GRP-SRN) failing 0 0 0 RENT THRESHOLD (SYNCHRONOUS to NONSYNCHRONOUS CURRENT) 0 0 0 0 VISET voltage V(SRP-SRN) failing 0 <td>Control<</td> <td>Bale bit We switch ing durinit a $Q_{(QA} FPWW = (SO BC + SO BC) / SOOR 2 = 18$ Image of the switch ing durinit a $Q_{(QA} FPWW = (SO BC + SO BC) / SOOR 2 = 18$ No VOLTAGE AND AC DETECTION STATUS (VREFS, TURNS ON WHEN AIRDET DETECTED) 4.75 5 5.25 Adapter detected (Vaccer, SVacc0)) $0 \rightarrow 10$ mA, source current 0.15 0.15 Irration voltage when VREFS is off Adapter not detected, (Vaccer, Vacc0)) 0.15 0.15 In-toricuit current V(verso) = AGND 20 0 OCKOUT CIRCUIT Verters 3.7 0 Prostage lockout threshold VREFS failing 100 0 IPUTS (CHGEN, CELLS, IADSPL) Verters failing 0.01 0.8 It high threshold level 2.7 V < V_(pulkup) < 5.5 V</td> 2.1 0 It data data to voltage 1 = 5 mA 0.5 0.5 to gae current Pin V = 5.5 V 1 1 It asturation voltage 1 = 5 mA 0.5 0 to gae current V _(pulkup) = 5 V 1 1 RENT COMPARATOR 100 1 1 RENT COMPARATOR 190 0 0 V(SBEP SRN) falling	Control<	Bale bit We switch ing durinit a $Q_{(QA} FPWW = (SO BC + SO BC) / SOOR 2 = 18$ Image of the switch ing durinit a $Q_{(QA} FPWW = (SO BC + SO BC) / SOOR 2 = 18$ No VOLTAGE AND AC DETECTION STATUS (VREFS, TURNS ON WHEN AIRDET DETECTED) 4.75 5 5.25 Adapter detected (Vaccer, SVacc0)) $0 \rightarrow 10$ mA, source current 0.15 0.15 Irration voltage when VREFS is off Adapter not detected, (Vaccer, Vacc0)) 0.15 0.15 In-toricuit current V(verso) = AGND 20 0 OCKOUT CIRCUIT Verters 3.7 0 Prostage lockout threshold VREFS failing 100 0 IPUTS (CHGEN, CELLS, IADSPL) Verters failing 0.01 0.8 It high threshold level 2.7 V < V _(pulkup) < 5.5 V

ELECTRICAL CHARACTERISTICS (continued)

8 Vdc \leq V_(VCC) \leq 24 Vdc, 0°C \leq T_J \leq 125°C, all voltages with respect to AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ACDET and A	IRDET STATUS COMPARATOR INPUT					
(bias)	Input bias currents at pin ACDET , AIRDET	$V_{(ACDET)} = 2.4V, \ V_{(AIRDET)} = 1.2V$		0.1		μΑ
AC ADAPTER	DETECT COMPARATOR (ACDET)					
/ _(ACD)	AC adapter detect threshold	$V_{\text{(ACDET)}}$ rising, When adapter detected, VREF5 is enabled, and REGN regulates to 6 V	2.371	2.4	2.429	V
/ _(ACDH)	AC adapter detect hysteresis	V _(ACDET) falling		15		mV
	AC adapter detected deglitch time	V _(ACDET) rising		8		ms
	AC adapter not detected deglitch time	V _(ACDET) falling		8		ms
AIRLINE ADA	PTER DETECT COMPARATOR (AIRDE	T)				
V _(AIRD)	AIRLINE adapter detect threshold	$V_{\text{(AIRDET)}}$ rising, When adapter detected, VREF5 is enabled, and REGN regulates to 6 V	1.176	1.2	1.224	V
/(AIRDH)	AIRLINE adapter detect hysteresis	V _(AIRDET) falling		15		mV
	AIRLINE adapter detect deglitch time	V _(AIRDET) rising		8		ms
	AIRLINE adapter detect not deglitch time	V _(AIRDET) falling		1		μs
SYSTEM (SYS) - BATTERY (BAT) COMPARATOR					
V _(SYS-BAT)	System voltage above pack voltage at V _(VS,BAT) > V _(SYS)	$V_{(\text{SYS})}$ falling with respect to $V_{(\text{BAT})}$		250	300	mV
V _(SYS-BAT)	Hysteresis	V _(SYS-BAT) rising with respect to V _(BAT)		50		m٧
	V _(SYS-BAT) falling below threshold deglitch time	$V_{(\text{SYS})}$ falling with respect to $V_{(\text{BAT})}$		1		μs
	V _(SYS-BAT) rising above threshold deglitch time	$V_{(\text{SYS-BAT})}$ rising with respect to $V_{(\text{BAT})}$		8		ms
LOW BATTER	Y DETECT COMPARATOR (V _(LOWBAT) =	$\mathbf{K}_{(LBSET)} \times \mathbf{I}_{(LBSET)} \times \mathbf{R}_{(LBSET)}$		I		
(LBSET)	LBSET current	V _(ACDET) > 2.4 V	4.8	5	5.15	μA
K _(LBSET)	LBSET scale factor	V _(ACDET) > 2.4 V, CELLS = 0 (#CELLS = 3), CELLS = 1 (#CELLS = 4)		2		V۸
	LOWBAT deglitch time	Rising and falling		1		s
BYPASS P-Ch	nannel MOSFET DRIVER (BYPASS)					
R _{(DS_BYP) Hi}	BYPASS off-state resistance	Driver output = HI, $\overline{\text{BYPASS}} = V_{(PVCC)}, V_{(PVCC)} = 18 \text{ V}$		1	2	kΩ
R(DS_BYP) Lo	BYPASS on-state resistance	Driver output = LO, BYPASS = $V_{(PVCC)} - V_{(REGBYPASS)}$, $V_{(PVCC)} = 18 V$		1	2	kΩ
V _(REGBYPASS)	Drive regulator turn-on voltage for BYPASS with respect to V _(PVCC)	$V_{(vCC, \ \overline{BVPASS})}, \ V_{(vCC)} > 13 \ V, \ I_{(\overline{BVPASS})} = 5 \ mA$	-5	-6	-7.5	V
AC ADAPTER	P-Channel MOSFET DRIVER (ACDRV					
R _{(DS_AC) Hi}	ACDRV off-state resistance	Driver output = HI, $\overline{\text{ACDRV}}$ = PVCC, $V_{(PVCC)}$ = 18 V		100	150	Ω
R _{(DS_AC) Lo}	ACDRV on-state resistance	Driver output = LO, $\overline{\text{ACDRV}} = V_{(PVCC)} - V_{(REGAC)}$, $V_{(PVCC)} = 18 \text{ V}$		10	20	kΩ
V _(REGAC)	$\frac{\text{Drive regulator turn-on voltage for}}{\text{ACDRV with respect to } V_{(\text{PVCC})}}$	$V_{(vCC, \ \overline{\text{ACDRV}})}, \ V_{(vCC)} > 13 \ V, \ I_{(\overline{\text{ACDRV}})} = 5 \ mA$	-5	-6.5	-7.5	V
BATTERY P-C	Channel MOSFET DRIVER (BATDRV)		E T			
R _{(DS_BAT) Hi}	BATDRV off-state resistance	Driver output = HI, $V_{(PVCC)}$ = 18 V		100	150	Ω
R _{(DS_BAT) Lo}	BATDRV on-state resistance	Driver output = LO, $\overline{BATDRV} = V_{(PVCC)} - V_{(REGBAT)}$, $V_{(PVCC)} = 18 V$		10	20	kΩ
V _(REGBAT)	Drive regulator negative turn-on voltage for BATDRV with respect to	$V_{(VCC, \ \overline{\text{BATDRV}})}, \ V_{(VCC)} > 13 \ V, \ I_{(\overline{\text{BATDRV}})} = 5 \ \text{mA}$	-5	-6.5	-7.5	V
SYSTEM POM	V _(SYS)					
	Dead time when switching between	No load at ACDRV and BATDRV		1		μs
BYPASS SWI	ACDRV and BATDRV					
51FA33 3WI	Delay to turn-off BYPASS			1		
PWM HIGH-SI	Delay to turn-on BYPASS DE N-Channel MOSFET DRIVER (HIDR			1		μs
R _{(DS_HIDRV) Hi}	High-side on-state resistance	HSD switch on, HIDRV = HI, V _(BOOST,PH) = 5.5 V		5.6	7.6	Ω
R(DS_HIDRV) Hi	High-side off-state resistance	HSD switch off, HIDRV = LO, $V_{(BOOST,PH)} = 5.5 V$		1.5	2.5	Ω
	DE N-Channel MOSFET DRIVER (LODE				2.0	
R _{(DS_LODRV) Hi}	Low-side on-state resistance	LSD switch on, LODRV = HI, V _(PVCC) = 7 V		5.6	7.6	Ω
R(DS_LODRV) Hi	Low-side off-state resistance	LSD switch off, LODRV = LO, $V_{(PVCC)} = 7 V$		1.5	2.5	Ω
· (DO_LODKV) LO	2011 0100 011 01010 1001010100			1.5	2.5	22


ELECTRICAL CHARACTERISTICS (continued)

8 Vdc \leq V_(VCC) \leq 24 Vdc, 0°C \leq T_J \leq 125°C, all voltages with respect to AGND (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PWM LOW-S	SIDE DRIVER REGULATOR (REGN)			1		
M	REGN output voltage	$ \begin{array}{l} V_{(REGN)} \mbox{ at } I_{(REGN)} = 10 \mbox{ mA, sourcing,} \\ \mbox{Adapter detected } (V_{(ACDET)} > V_{(ACD)}), \ V_{(PVCC)} > 7 \ V \end{array} $	5.5	6	6.5	V
V _{O(HREGN)}	REGN output voltage	$ \begin{array}{l} V_{(REGN)} \mbox{ at } I_{(REGN)} = 10 \mbox{ mA}, \mbox{ sourcing}, \\ \mbox{Adapter not detected}, (V_{ACDET} < V_{(ACD)}), V_{(PVCC)} > 7 \mbox{ V} \end{array} $		4.2		V
I _{O(REGN_SW)}	REGN output current while charger switching	2 times 25 nC load, fs = 300 kHz		15		mA
	REGN Current limit	$ \begin{array}{l} V_{(\text{REGN})} = 5 \ V \\ (V_{(\text{ACDET})} > V_{(\text{ACD})}, \ V_{(\text{PVCC})} > 7 \ V \end{array} $		100		mA
I _(REGN_LIM)	Adapter detected	$ \begin{array}{l} V_{(REGN)} = 0 \ V, \ shorted \\ (V_{(ACDET)} > V_{(ACD)}), \ V_{(PVCC)} > 7 \ V \end{array} $	13.3			mA
	REGN Current limit Adapter not detected	$ \begin{array}{l} V_{(\text{REGN})} = 4.2 \ V \\ (V_{(\text{ACDET})} < V_{(\text{ACD})}, \ V_{(\text{PVCC})} > 7 \ V \end{array} $		15		mA
PWM DRIVE	RS TIMING					
	Dead time when switching between LSD and HSD, no load at LSD and HSD			30		ns
PWM OSCIL	LATOR			11		
V _(RAMPLO)	PWM oscillator ramp voltage , low value	0% duty cycle occurs below this threshold		0.35		V
V _(RAMPHI)	PWM oscillator ramp voltage , high value	Near 100% duty cycle occurs above this threshold			3	V
V _{PP(RAMP)}	PWM ramp peak-to-peak amplitude			0.1×VCC		V
V _(RAMPCL)	PWM oscillator ramp clamp voltage			3.5		V
f _S	PWM oscillator frequency (300 kHz)		265	300	345	kHz
INTERNAL S	SOFT START (8 steps to Ireg)					
	SRSET pin voltage number of steps during soft start.	Eight steps of charge current regulation to get to programmed value SRSET = 1 V.		8		step
	Step Duration.	Eight steps of charge current regulation to get to programmed value SRSET = 1 V.	0.8	1	1.2	ms/step
CHARGER S	SECTION POWER-UP SEQUENCING		·	· · ·		
	Time delay between power up of charger block references (first) and start charge (second)			1		ms
	Time delay from adapter detected until ACDRV enable and charger block enable			500		ms

TYPICAL CHARACTERISTICS

(Default Operating Conditions: $V_I = 20 V$, $V_{(BAT)} = 12.6 V$, $I_{(charge)} = 3 A$, unless otherwise specified)



TYPICAL CHARACTERISTICS (continued)






Figure 22.

Figure 23.

Figure 24.



SIMPLIFIED BLOCK DIAGRAM





Figure 25. bq24730 Simplified Block Diagram



TYPICAL APPLICATION bq24730 [V₁ = 20 V, $I_{I(lim)}$ = 4.76 A, $I_{(charge)}$ = 3 A, $V_{(BAT)}$ = 16.8 V 4-cells]

Figure 26. bq24730 Host Control With System Power Selector

Reference Designator	Qty	Description ⁽¹⁾
Q2, Q3	2	N-channel MOSFET, 30V, 12.5A, SO-8, FDS6680A
Q1, Q4, Q5	3	P-channel MOSFET, -30V,-6A, SO-8, Vishay-Siliconix, Si4435
D1	1	Diode, Dual Schottky, 30V, 200mA, SOT23, Fairchild, BAT54C
D2	1	Diode, Single Schottky, 30V, 200mA, SOT23, Fairchild, BAT54
L1	1	Inductor, 15μH, 5A, 25mΩ, Coiltronics, DR127-150
R1, R2	2	Sense Resistor, 10 m Ω , 1%, 0.5W, 2010, Vishay-Dale, WSL2010R0100F
C1, C2, C3, C4	4	Capacitor, Ceramic, 10µF, 35V, 20%, X5R, 1206, Panasonic, ECJ-3YB1E106M
C8, C9	2	Capacitor, Ceramic, 1µF, 25V, 10%, X7R, 2012, TDK, C2012X7R1E105K
C6, C10, C11, C12, C13, C17, C19, C20, (C5, C7, C18 and C21 optional)	12	Capacitor, Ceramic, 0.1µF, 50V, 10%, X7R, 0805, Kemet, C0805C104K5RACTU
C14	1	Capacitor, Ceramic, 43pF, 50V, 5%, NPO, 0603
C15	1	Capacitor, Ceramic, 2000pF, 50V, 5%, X7R, 0805
C16	1	Capacitor, Ceramic, 160pF, 50V, 5%, NPO, 0603

(1) The manufacturer's part number are used for test purposes only.



BOM Key Components (For Figure 26, bq24730 Typical Application Circuit) (continued)

Reference Designator	Qty	Description ⁽¹⁾				
R3	1	Resistor, Chip, 432kΩ, 1/16W, 1%, 0402				
R4	1	Resistor, Chip, 11kΩ, 1/16W, 1%, 0402				
R5	1	Resistor, Chip, 52.3kΩ, 1/16W, 1%, 0402				
R6	1	Resistor, Chip, 33.2kΩ, 1/16W, 1%, 0402				
R7	1	Resistor, Chip, 21kΩ, 1/16W, 1%, 0402				
R8	1	Resistor, Chip, 300kΩ, 1/16W, 1%, 0402				
R9	1	Resistor, Chip, 6kΩ, 1/16W, 1%, 0402				
R10	1	Resistor, Chip, 25kΩ, 1/16W, 1%, 0402				
R11	1	Resistor, Chip, 200kΩ, 1/16W, 1%, 0402				
R12	1	Resistor, Chip, 50kΩ, 1/16W, 1%, 0402				
R13, R14, R15, R16, R17, R18, R19	7	Resistor, Chip, 10kΩ, 1/16W, 5%, 0402				






Figure 27. Typical Application Circuit bq24730 With Battery Discharge Current Sensing When Adapter Removed.

ACP and ACN are used to sense and regulate input current when the adapter is present. ACP and ACN are used to sense battery discharge current when the adapter removed






Figure 28. bq24730 Host Control, NVDC (no system power selector) Using 2 Sense Resistors. ACP and ACN Directly Regulating Converter Current while Indirectly Limiting Input Current







Figure 29. bq24730 Host Control, NVDC (no system power selector) Using 3 Sense Resistors. Input Current is Directly Limited for Highest Accuracy.










Figure 31. Host Controller

BLOCK DESCRIPTION

Detail Block Diagram

The bq24730 charge controller can be used to charge Li-ion, NiMH, or NiCd batteries. The high efficiency synchronous buck controller uses n-channel power MOSFETs for both the high-side control device and the low-side synchronous device. The controller offers high regulation accuracy of the charge current, battery voltage, and input current limits. The low offset of the current loops allow using sense resistors with low-value, such as 10 m Ω .

An embedded controller host programs the battery voltage, charge current, and input current regulation limit thresholds through a hardware control interface or a fixed on the system, using resistors. The embedded host can control the operation of the charger, and monitor the status of the charger through logic I/O.

The voltage loop regulates the battery voltage to the programmed value to either 12.6V or 16.8V, and prevents the voltage from exceeding that value when the battery is connected. The charge current loop regulates the battery charge current to the programmed value, and prevents the charge current from exceeding that value. Through the use of dynamic power management (DPM), the input current loop regulates the battery charge current to the programmed value, and prevents the input current loop regulates the battery charge current to the programmed value, and prevents the input current loop regulates the battery charge current to the programmed value, and prevents the input current from exceeding that value. The three regulation loops operate independently, yet only require a single loop compensation network.

The system power selector function selects the appropriate power source for the system load. If the adapter is detected, then the adapter is connected to the system load. When the adapter is removed, the battery is selected to power the system load.

Power Up

When the adapter is not detected, the REGN output voltage is 4.6 V and the VREF5 LDO regulator is off, to lower the power consumption from the battery. The VREF5 LDO is pulled-down to AGND when the adapter is not detected. The REGN LDO regulator begins to regulate at 4.6 V when the input VCC voltage is greater than 6 V. The REGN output voltage is then 6 V when the adapter is detected, and the VCC is greater than 7 V. If adapter is detected, but VCC is less than 7 V, then the REGN is in dropout, and REGN output voltage depends on the VCC voltage and REGN load current. The VREF5 LDO is allowed to turn-on and regulate to 5 V, 5 ms after REGN is 6 V and the adapter is detected. There is a 500-ms delay from the time the adapter is detected, until the ACFET from the system power selector is allowed to turn-on, and until the charger is allowed to turn-on. The battery continues to be connected to the system during this 500-ms delay.

Air Detect, AIRDET

Airline mode allows the bq24730 to power-up, and it commands the system power selector to disconnect the battery from the system load (diode OR), and then connect the input voltage to the system. Charging the battery pack is not allowed until the ACDET is exceeded, as most airlines do not allow charging the battery during a flight. The AIRDET (airline detect) threshold is programmed by an external resistor voltage divider between the adapter and AGND. The internal AIRDET comparator has a 1.2-V rising-edge threshold and a 15-mV falling-edge hysteresis. The airline detect value should typically be programmed to a value greater than the maximum battery voltage, and lower than the minimum allowed airline voltage. The adapter sense connection of the resistor divider should be placed before the BYPASS FET in order to sense the true adapter input voltage whether the BYPASS is on or off.

When the sensed adapter voltage rises above the AIRDET threshold, VREF5 5 volt regulator is enabled. 500 ms after the threshold is detected, the ACGOOD open-drain logic output comes up (HI), the BATDRV is turned off, then the ACDRV is turned on. The VREF5 LDO output can also be used to indicate when the adapter is detected.

Adapter Detect, ACDET

ACDET is used to detect the proper external adapter is connected (instead of power from an airplane) and allow charging. Charging is not allowed when the sensed adapter input voltage is below the ACDET threshold. The AC detect threshold is typically programmed above the air detect threshold. The ACDET (adapter detect) threshold is programmed by an external resistor voltage divider between the adapter and AGND. The internal ACDET comparator has a 2.4-V rising-edge threshold and a 15-mV falling-edge hysteresis. The adapter detect value should typically be programmed to a value greater than the maximum battery voltage, higher than the AIRDET threshold, and lower than the minimum allowed adapter voltage. Setting the ACDET threshold to the same threshold as the AIRDET is possible. The adapter sense connection of the resistor divider should be placed before the BYPASS FET in order to sense the true adapter input voltage whether the BYPASS is on or off.

System Power Selector

The bq24730 can automatically switch between adapter power or battery power to the system load. The battery is connected to the system when there is no adapter detected. The adapter is connected to the system when the adapter is detected. An automatic break-before-make logic prevents shoot-through currents when the selector switches.

When no airline is detected the ACDRV pin is pulled to the PVCC pin to keep the external ACFET p-channel power MOSFET off, disconnecting the adapter from system. The break-before-make logic waits until the ACFET is off and the System to battery voltage comparator indicates the system voltage is within 250 mV of the battery (SYS voltage falling-edge, with a 50-mV hysteresis SYS voltage rising-edge). This prevents shoot-through currents or large discharge currents from going into the battery. The BATDRV pin is then set to the SYS pin voltage minus 6 V by an internal regulator in order to turn on the external BATFET p-channel power MOSFET, connecting the battery pack to the system.

When airline is detected there is a 500-ms delay; then, the BATDRV is set to the SYS pin voltage to turn off the external BATFET p-channel power MOSFET, in order to disconnect the battery. The break-before-make logic waits until the BATFET is off to prevent shoot-through currents. The ACDRV pin is then set to the PVCC pin voltage minus 6 V by an internal regulator in order to turn on the external ACFET p-channel power MOSFET, connecting the adapter to the system.

Asymmetrical gate drives (100 Ω turn-off; 10 k Ω turn-on) for the ACDRV and BATDRV drivers provide fast turn-off and slow turn-on of the ACFET and BATFET to help the break-before-make logic and to allow a soft-start at turn-on of either FET. The soft-start time can be further increased by putting a capacitor from gate to source of the p-channel power MOSFETs.

BLOCK DESCRIPTION (continued)

Low Battery Comparator, LBSET and LOWBAT

Whenever the battery is connected to the system (with adapter present, or no adapter present), there is a Low Battery comparator that monitors the battery voltage, and alerts the host and charge controller that the battery has been depleted. The low battery (battery depleted) threshold is programmed by a resistor from the LBSET pin to AGND. A 5 μ A current source out of the LBSET pin is multiplied by the resistor from LBSET to AGND, then gained by 2, to set the low battery threshold voltage. The programmed Low Battery voltage is programmed on a *per cell* basis, so that the threshold value changes automatically with the CELLS pin between 3 cells or 4 cells. The programming resistor is calculated by R(LBSET) = (VBATDEP / (2 x 5 μ A)), where VBATDEP is the low battery threshold voltage *per cell*. The number of cells is determined by the CELLS pin, logic low (LO) input programs 3-cell, logic high (HI) input programs 4-cell. If the battery voltage falls below the low battery (battery depleted) threshold, then the LOWBAT open drain output pin is pulled low (LO), battery is disconnected from the system (BATDRV off), and the adapter is connected to the system (ACDRV on). There is a 1 second deglitch time to prevent false triggering on both rising and falling edges. A pull-up resistor from LOWBAT to the host controller supply rail is needed to achieve the logic voltage level for the host controller.

Bypass FET

The BYPASS pin is used to control an input FET that is off to prevent reverse discharge from the battery to the adapter, and is on during input current draw to the system or battery, to minimize the power dissipation, as compared to using a Schottky diode. If no adapter is detected, the BYPASS FET is off, by setting the BYPASS pin to the PVCC pin. When the adapter is detected there is a 500-ms delay, then an ACP-to-BAT voltage comparator is used to control the BYPASS pin. The BYPASS driver is set to the PVCC pin voltage when the adapter voltage (ACP pin) is not more than 250 mV (ACP voltage falling-edge) above the battery voltage (BAT pin), in order to turn off the external BYPASS p-channel power MOSFET. There is a 50 mV (ACP voltage rising-edge) hysteresis, to protect from noise and prevent chatter. When adapter is detected and the ACP pin voltage is greater than 300 mV above the BAT pin voltage, the BYPASS pin voltage is set to PVCC pin voltage minus 6 V, in order to turn on the external BYPASS p-channel power MOSFET.

The ACP-to-BAT comparator also prevents the battery voltage from holding-up the ACDET sensed value and falsely detecting ACDET when the adapter is removed, this prevents the system power selector from *getting stuck* in an *adapter always detected* state. When ACP gets near to BAT, the external BYPASS p-channel power MOSFET is turned off. This isolates the ACDET network from the battery, and allows the adapter input node to discharge to PGND.

The BYPASS driver has a symmetrical gate drive of 1 k Ω turn-on and turn-off and does not need to be slowed down.

Enabling Charge

The power-on-reset default is charge disabled. Charge can only be enabled 500 ms after adapter is detected (after ACDET pin voltage rising above 2.4 V), to allow the adapter input voltage to settle. Pull the CHGEN pin low to initiate charge.

The conditions that makes the charger not ready to charge are: ACDET pin voltage not above 2.4 V, 500-ms delay after adapter detected not over, REGN voltage not up, or VREF5 voltage not up. While charging an overcurrent condition, overvoltage condition on BAT, or an overtemperature of the component, causes the charger to be disabled. The STAT pin is logic low (open-drain pulled low) when the charger is on; and STAT pin is logic high (open-drain off) when the charger is disabled by any of the above conditions.

BLOCK DESCRIPTION (continued)




Figure 32. PWM Control Logic

Converter Operation

The synchronous buck PWM converter uses a fixed frequency voltage mode with feed-forward control scheme. A type III compensation network allows using ceramic output capacitors. The compensation input stage is connected between the feedback output (FBO) pin and the error amplifier input (EAI) pin. The feedback compensation stage is connected between the error amplifier input (EAI) pin and error amplifier output (EAO) pin. The compensation components connected to EAI, EAO, and FBO can be calculated using the bq24730 Compensation Calculation application note.

An internal saw-tooth ramp is compared to the EAO pin error control signal to vary the duty-cycle of the converter. The ramp height is one-tenth of the input adapter voltage making it always directly proportional to the input adapter voltage. This cancels out any loop gain variation due to a change in input voltage, and simplifies the loop compensation. The ramp is offset by 300 mV in order to allow zero percent duty-cycle, when the EAO signal is below the ramp. The EAO signal is also allowed to exceed the saw-tooth ramp signal in order to get a 100% duty-cycle PWM request. Internal gate drive logic allows achieving 99.98% duty-cycle while ensuring the N-channel upper device always has enough voltage to stay fully on. If the BTST pin to PH pin voltage falls below 4.5 V for more than 3 cycles, then the high-set n-channel power MOSFET is turned off and the low-side n-channel power MOSFET is turned on to pull the PH node down and recharge the BTST capacitor. Then the high-side driver returns to 100% duty-cycle operation until the voltage is detected to fall low again due to leakage current discharging the BTST capacitor below the 4.5 V, and the reset pulse is reissued.

The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current, and temperature, simplifying output filter design and keeping it out of the audible noise region. The switching frequency is fixed at 300 kHz.



The charge current sense resistor should be placed with at least half or more of the total output capacitance placed before the sense resistor contacting both sense resistor and the output inductor; and the other half or remaining capacitance placed after the sense resistor. The output capacitance should be divided and placed onto both sides of the charge current sense resistor. A ratio of 50:50 percent gives the best performance; but the node in which the output inductor and sense resistor connect should have a minimum of 50% of the total capacitance. This capacitance provides sufficient filtering to remove the switching noise and give better sense accuracy. The type III compensation is already providing phase boost near the cross-over frequency, giving sufficient phase margin.

Synchronous versus Nonsynchronous Operation

The charger operates in non-synchronous mode when the sensed charge current is below the ISYNSET programmed value. When above the ISYNSET programmed value, the charger operates in synchronous mode.

During synchronous mode, the low-side n-channel power MOSFET is on, when the high-side n-channel power MOSFET is off. The internal gate drive logic ensures there is break-before-make switching to prevent shoot-through currents. During the dead-time where both FETs are off, the back-diode of the low-side power MOSFET conducts the inductor current. Having the low-side FET turn-on keeps the power dissipation low, and allows safely charging at high currents. During Synchronous mode the inductor current is always flowing and operates in Continuous Conduction Mode (CCM) creating a fixed two-pole system. During non-synchronous operation: after the high-side n-channel power MOSFET turns off, and after the break-before-make dead-time, the low-side n-channel power MOSFET turns on for around 80 ns, then the low-side power MOSFET turns off and stays off until the beginning of the next cycle, where the high-side power MOSFET is turned on again. The 80 ns low-side MOSFET on-time is done to ensure the bootstrap capacitor is always recharged and able to keep the high-side power MOSFET on during the next cycle. This is important for battery chargers, where unlike regular dc-dc converters, there is a battery load that maintains a voltage and can both source and sink current. The 80 ns low-side pulse pulls the PH node (connection between high and low-side MOSFET) down, allowing the bootstrap capacitor to recharge up to the REGN LDO value. After the 80 ns, the low-side MOSFET is kept off to prevent negative inductor current from occurring. The inductor current is blocked by the off low-side MOSFET, and the inductor current becomes discontinuous. This mode is called Discontinuous Conduction Mode (DCM).

During the DCM mode the loop response automatically changes and has a single pole system at which the pole is proportional to the load current, because the converter does not sink current, and only the load provides a current sink. This means at very low currents the loop response is slower, as there is less sinking current available to discharge the output voltage.

At very low currents during non-synchronous operation, there may be a small amount of negative inductor current during the 80 ns *recharge pulse*. The charge should be low enough to be absorbed by the input capacitance.

Whenever the converter goes into zero percent duty-cycle, the high-side MOSFET does not turn-on, and the low-side MOSFET does not turn-on (no 80 ns recharge pulse), so there is no discharge from the battery.

ISYNSET

The ISYNSET pin is used to program the charge current threshold at which the charger changes from non-synchronous operation into synchronous operation. This is important to prevent negative inductor current. Negative inductor current may cause a *boost* effect in which the input voltage increases as power is transferred from the battery to the input capacitors—this can lead to an overvoltage on the PVCC node and potentially cause some damage to the system.

This programmable value allows setting the current threshold for any inductor current ripple, and avoiding negative inductor current. The SYNP and SYNN pins are used to sense across the charge current sense resistor.

To program the threshold, a resistor is connected from the ISYNSET pin to AGND. The minimum synchronous threshold should be set from the inductor current ripple to the full ripple current, where the inductor current ripple is given by.

$$I_{L} = \frac{\left(V_{I} \max + V_{(BAT)} \min\right)}{L_{OUT}} \times \frac{V_{(BAT)} \min}{V_{I} \max} \times \frac{1}{f_{SW}}$$
(1)

where:

$$\mathsf{R}_{\mathsf{SYNSET}} = \frac{(1 \text{ V}) \times (500 \Omega)}{\Delta \mathsf{I}_{\mathsf{L}} \times \mathsf{R}_{\mathsf{SNS}}}$$

(2)


(3)

 V_I max is the maximum adapter voltage, $V_{(BAT)}$ min is the minimum battery voltage, f_S is the switching frequency, and L_{OUT} is the minimum output inductor value.

The ISYNSET pin is internally regulated to 1 V. When the $R_{(SYNSET)}$ resistor is connected to AGND, it sets an ISYNSET current equal to 1 V/ $R_{(SYNSET)}$. The ISYNSET current internally flows through a 500 Ω creating a voltage at which the voltage across $R_{(SENSE)}$ is compared. The ISYN charge current threshold is the voltage divided by the $R_{(SENSE)}$ sense resistor value. The $R_{(SYNSET)}$ resistor value is calculated by:

$$\begin{split} \mathsf{V}_{\mathsf{O}(\mathsf{RIPPLE})} &= \left(\mathsf{I}_{(\mathsf{RIPPLE})}\right) \times \frac{\left(\frac{\mathsf{V}_{(\mathsf{BAT})}^{\mathsf{min}}}{\mathsf{V}_{\mathsf{I}}^{\mathsf{max}}}\right) \times \left(\frac{1}{\mathsf{F}_{\mathsf{SW}}}\right)}{\mathsf{C}_{\mathsf{O}}} + \left(\frac{\mathsf{ESR}}{2} \times \frac{\mathsf{I}_{(\mathsf{RIPPLE})}}{2} + \right) \frac{\mathsf{ESR}}{2} + \mathsf{r}_{(\mathsf{SENSE})} \left(\times \frac{\mathsf{I}_{(\mathsf{RIPPLE})}}{2} \right) \\ &+ \mathsf{ESL} \times \frac{\mathsf{I}_{\mathsf{RIPPLE}}}{\left(\frac{\mathsf{V}_{(\mathsf{BAT})}^{\mathsf{min}}}{\mathsf{V}_{\mathsf{I}}^{\mathsf{max}}}\right) \times \left(\frac{1}{\mathsf{F}_{\mathsf{SW}}}\right)} \end{split}$$

where ISYN is the charge current threshold at which the converter changes to synchronous operation.



NOTE: Patent Pending

Figure 33. Synchronous to Non-Synchronous threshold, ISYNSET, Block – Charger Under Current (prevents negative inductor current)

Battery Voltage Regulation Loop

The BAT pin is used to sense the battery voltage and should be connected as close to the battery as possible, or directly to the output capacitor. A 0.1- μ F ceramic capacitor from BAT to AGND is recommended - added as close to the BAT pin as possible to decouple high frequency noise.

The voltage regulation feedback is through the BAT pin. This input is tied directly to the positive side of the battery pack. The bq24730 monitors the battery-pack voltage between the BAT and AGND pins. The regulation voltage is programmed through the CELLS pin. Logic low (LO) input on CELLS pin programs 12.4 V regulation voltage (3-cells). Logic high (HI) input on CELLS pin programs 16.8V regulation voltage (4-cells).



Setting Charge Voltage (CELLS pin) for 3-cell or 4-cell Li-lon Battery Packs

The charge voltage can be programmed for either a 3-cell or 4-cell Li-Ion battery through the CELLS pin. The 3-cells Li+ battery pack regulation voltage is 12.6 V; and the 4-cells Li+ battery pack regulation voltage is 16.8 V. A low (LO) logic input on the CELLS pin programs the charger to 12.6 V. A high (HI) logic input on the CELLS pin programs the charger to 16.8 V. The default power-up-reset voltage value is 0 V, charger disabled.

Setting Charge Voltage (CELLS pin) for up to 12-cell NiMH Battery Packs

NiMH batteries typically do not use a voltage regulation mode during charging, and only use a constant charge current mode. In this case, the voltage regulation is not used for charging, but instead is used to limit the output voltage for a case where the pattery pack is disconnected and the system can not withstand the input voltage. The regulation voltage should be set at a voltage higher than the maximum battery pack voltage. NiMH cells typically have 1.35 V maximum. The CELLS Low (LO) setting limits voltage to 12.6 V, so this allows up to 9 NiMH cells to be charged. The CELLS High(HI) setting limits voltage to 16.8 V, so this allows up to 12 NiMH cells to be charged. The default power-up-reset voltage value is 0 V, charger disabled.

Battery Charge Current Regulation Loop

The battery charge current loop can use a 10-m Ω sense resistor; however, resistors of other values can also be used. The larger the sense resistance, the larger the sensed voltage, and the higher the regulation accuracy, but at the expense of higher conduction losses. The SRP and SRN pins are used to sense across the sense resistor.

The battery charge current, $I_{O(CHARGE)}$, is established by setting the external sense resistor, $R_{(SNS_CHG)}$, and the SRSET programming resistor, $R_{(SRSET)}$. $R_{(SRSET)}$ programs $V_{(IREG_CHG)}$, the differential voltage that is regulated across SRP-SRN to any value up to 200 mV. $R_{(SNS_CHG)}$ should be chosen based on the regulation threshold $V_{(IREG_CHG)}$, across this resistor.

 $R_{(SNS CHG)} = V_{(IREG CHG)} / I_{O(CHARGE)}$

Setting Charge Current (SRSET pin)

The charge current can be programmed through a resistor from the SRSET pin to AGND. The charge current can be programmed to any value up to a maximum possible current of 20 A using a 10-m Ω sense resistor. The SRSET is internally kept at 1 V. The resistor from SRSET to AGND sets a current out of the SRSET pin. This current is gained up by an internal 1000- Ω resistor, to set the voltage across the SRP-SRN pins. The SRP and SRN pins are connected across the charge current sense resistor. The charge current is the programmed voltage across the (SRP-SRN) sense resistor, divided by the sense resistor value. The default power-up-reset current value is 0 A, charger disabled. Any sense resistor value could be used to set the charge current. The controller can use a 10 m Ω sense resistor. The accuracy increases as the programmed (SRP-SRN) differential voltage increases, so increasing the sense resistor value will help increase accuracy. The SRSET programming resistor can be calculated by the following equation.

$$R_{SRSET} = \frac{(1 \text{ V}) \times (1 \text{ k})}{I_{CH} \times R_{SENSE}}$$

(4)

Input Current Regulation Loop (DPM)

The ACP and ACN pins are used to sense across the sense resistor. The input current loop can use a $10\text{-m}\Omega$ sense resistor; however, resistors of other values can also be used. The larger the sense resistance, the larger the sensed voltage, and the higher the regulation accuracy, but at the expense of higher conduction losses.

The input current, $I_{I(DPM)}$, is established by setting the external sense resistor, $R_{(SNS_DPM)}$, and the ACSET programming resistor, $R_{(ACSET)}$. $R_{(ACSET)}$ programs $V_{(IREG_DPM)}$, the differential voltage that is regulated across ACP-ACN to any value up to 200 mV. $R_{(SNS_DPMG)}$ should be chosen based on the regulation threshold $V_{(IREG_DPM)}$, across this resistor.

 $R_{(SNS_DPM)} = V_{(IREG_DPM)} / I_{O(CHARGE)}$

Setting Input (DPM) Current (ACSET pin)

The input (DPM) current can be programmed through a resistor from the ACSET pin to AGND. The input current can be programmed to any value up to a maximum possible current of 20 A using a 10-m Ω sense resistor. The ACSET is internally kept at 1 V. The resistor from ACSET to AGND sets a current out of the ACSET pin. This current is gained up by an internal 1000- Ω resistor, to set the voltage across the ACP-ACN pins. The ACP and ACN pins are connected across the input current sense resistor. The input current is the programmed voltage across the (ACP-ACN) sense resistor, divided by the sense resistor value. The default power-up-reset current value is 0 A, charger disabled. Any sense resistor value could be used to set the input current. The controller can use a 10 m Ω sense resistor. The accuracy increases as the programmed (ACP-ACN) differential voltage increases, so increasing the sense resistor value will help increase accuracy. The ACSET programming resistor can be calculated by the following equation.

$$R_{ACSET} = \frac{(1 \text{ V}) \text{ x } (1 \text{ k})}{I_{DPM} \text{ x } R_{SENSE}}$$

(5)

Dynamic Power Management Input Current Limit Detected, DPMDET

The DPMDET open drain output pin indicates that the dynamic power management (DPM) input current loop is active. Logic low (LO) output indicates input current is being limited by reducing the charge current. A pull-up resistor from the DPMDET pin to the host controller supply rail is needed. The host controller can use the DPMDET signal to throttle back on the system power load, or to adjust the charge safety timer from the host since charge current would be lowered.

High Accuracy Current Sense Amplifiers (CSA), IADAPT for Input Current, and IBAT for Charge Current, IADSLP

Industry standard, high accuracy current sense amplifiers (CSA) are used to monitor the input current and the charge current through the analog voltage output of the IADAPT pin and IBAT pin, respectively. The current sense amplifier from the input current (voltage across ACP-ACN pins) and the current sense amplifier of the charge current (voltage across SRP-SRN pins), amplify the input sensed voltage by 20x, through the IADAPT and IBAT pins.

The IBAT current sense amplifier is always disabled when adapter voltage is below the AIRDET threshold; and the IBAT current sense amplifier is always enabled when adapter voltage is above the AIRDET threshold.

When IADSLP input pin is low (LO): the IADAPT current sense amplifier is disabled when adapter voltage is below the AIRDET threshold; and the IADAPT current sense amplifier is enabled when adapter voltage is above the AIRDET threshold. However, when IADSLP input pin is high (HI): the IADAPT current sense amplifier is enabled both when adapter voltage is below an when above the AIRDET threshold (as long as VCC is above 7 V, such as is the case when a battery is connected and supplying power to VCC). This ability of keeping the IADAPT active when no adapter is available, allows sensing the battery discharge current when the ACP-ACN pins are in the discharge path from the battery to the system load. (See Figure 33, battery discharge sensing typical application circuit).

The IADAPT and IBAT outputs are voltage sources 20 times their input differential voltage. If the user wants to lower the voltage, use a sense resistor from IADAPT to AGND, or from IBAT to AGND, and still achieve high accuracy overtemperature as the external resistors' thermal coefficients can be matched reasonably well.

A 0.1- μ F capacitor connected on the output is recommended for decoupling high-frequency noise. An additional RC filter, after the 0.1- μ F capacitor, is optional if additional filtering is desired. Note that adding filtering also adds additional response delay.

Automatic Internal Soft-Start Charger Current

The charger automatically soft-starts the charger regulation current every time the charger is enabled, in order to ensure there is no overshoot or stress on the output capacitors or the power converter. The soft-start consists of stepping-up the charge regulation current into eight evenly divided steps up to the programmed charge current. Duration of each step is around 1 ms, for a typical rise time of 8 ms. No external components are needed for this function.



BLOCK DESCRIPTION (continued)

The bq24730 current regulation loop reference steps-up whenever charge is enabled, and when returning from fault/suspend mode into charge where the current regulator is turned on. The loop should take control within a few hundred micro-seconds with very little overshoot due to the LC output filter and the high compensation loop bandwidth with 300 kHz operating frequency; therefore, the reference could ramp up from precharge to fast-charge within 50 µs to 500 ms. Going into fault/suspend mode, short circuit ($V_{(BAT)} < V_{(UVT)}$), Sleepmode ($V_{(ACP)} < V_{(BAT)}$), or UVLO (VCC < 3.7 V) initiates an immediate shut-off of the high-side PWM FET by setting its gate to $V_{(PH)}$. The output inductor and battery load determines the ramp-down rate as it *freewheels* through the Schottky diode.

Charger Overcurrent Protection

The charger has a secondary overcurrent protection function that monitors the charge current, and prevents it from exceeding 190% of the programmed charge current. The high-side gate drive turns off and automatically resume when the current falls below the overcurrent threshold

Current Regulation Down to Zero Battery Voltage

The bq24730 charger regulates charge current down to zero volts on the battery BAT voltage. When battery BAT voltage initially falls below a 2 V threshold, the converter immediately turns off both high-side and low-side FETs and reduces the PWM duty-cycle to zero in order to stop current flow due to a possible short, then it resumes increasing the duty-cycle and regulating the current. This fast response mechanism ensures there is no overcurrent surge due to an external short circuit that could cause damage to the battery, charger, or system.

The embedded controller host should reduce the charge current regulation threshold for pre-charging a deeply discharged battery. This can be done by switching in parallel resistors in and out from the SRSET pin to ground. A deeply discharged battery can be detected by using the programmable LBSET (LOWBAT) comparator of the IC.

Battery Overvoltage Protection

As an extra level of protection, the bq24730 has an overvoltage protection function, in which the converter is turned off when the BAT voltage is detected to be above 110% of the programmed battery regulation threshold. During this overvoltage condition, a 4-mA current sink from the BAT pin to AGND pin turns on to reduce the response time to bring down the battery voltage during otherwise no-load conditions such as battery removal or battery disconnect for pulse-charge schemes. This reduces the battery node voltage overshoot and reduce the battery voltage regulation response time, with low or no load conditions.

The converter stays off and the 4-mA current sink remains on until the battery voltage falls below 102% of the programmed battery regulation threshold. Afterward, the converter reenables and continues regulating the BAT voltage as normal.

Thermal Shutdown Protection

The QFN package has low thermal impedance which provides good thermal conduction from the silicon to the ambient, to keep junctions temperatures low. As added level of protection, the charger converter turns off and self-protects whenever the junction temperature exceeds the TSHUT threshold of 145°C. The charger stays off until the junction temperature falls below 130°C.

Charge Termination for Li-Ion or Li-Polymer

The primary termination method for Li-Ion and Li-Polymer is minimum current. Secondary temperature termination methods is also provided for additional safety. The host controls the charge initiation and the termination. A battery pack gas gauge assists the hosts on setting the voltages and determining when to terminate based on the battery pack state of charge.

DESIGN CONSIDERATION EXAMPLE AND APPLICATION INFORMATION

System Requirements (See Figure 26)

For a system using a 20 V, \pm 5%, 95-W adapter, use a 12.6-V (3-cell) or 16.8-V (4-cell) battery, with a charge current regulation threshold of 3 A. The battery pack voltage varies from a deeply discharged voltage of 3-V per cell, and up to a regulation voltage of 4.2-V per cell— giving ranges of 9-V to 12.6-V for 3-cell batteries, and 12-V to 16.8-V for 4-cell batteries.

Select the Sense Resistors

For this design example, a 10-m Ω sense resistor is selected for both the input current and output charge current sense resistors.

The charger operates with low resistance. If the thermal dissipation is tolerable, a larger sense resistor (such as 20 m Ω) is used to provide greater accuracy in the regulation and current sense amplifier.

The power dissipation for each sense resistor is:

$$P_{(\text{RSENSE_INPUT})} = R_{(\text{SENSE_DPM})} \times I_{(\text{INPUT_REG})}^2 = 10 \text{ m}\Omega \times \left(\frac{95 \text{ W}}{19 \text{ V}}\right)^2 = 250 \text{ mW}$$
(6)

2

where the maximum input current is the input power limit divided by the input voltage.

$$P_{(RSENSE_CHRG)} = R_{(SENSE_CHRG)} \times I_{(INPUT_REG)}^{2} = 10 \text{ m}\Omega \times (3\text{A})^{2} = 90 \text{ mW}$$
(7)

A 0.5 W, 2010 rating provides sufficient margin.

Select Switching Frequency:

Switching frequency = 300 kHz, fixed.

Selecting the Output Inductor

Inductor is designed for current ripple 40% of the 3-A regulation threshold ($I_{(RIPPLE)} = 1.2 \text{ A}$).

$$L_{out} = \frac{\left(V_{I} \max - V_{(BAT)} \min\right) \times \left(\frac{V_{(BAT)}^{\min}}{V_{I}^{\max}}\right) \times \left(\frac{1}{f_{SW}}\right)}{40\% \times I_{(CHRG_REG)}}$$
(8)

Where the V_I max is the maximum input voltage, $V_{(BAT)}$ min is the minimum battery voltage, and f_{SW} is the switching frequency.

$$L_{out} = \frac{(21 \text{ V} - 9 \text{ V}) \times \left(\frac{9 \text{ V}}{21 \text{ V}}\right) \times \left(\frac{1}{300 \text{ kHz}}\right)}{40\% \times 3A}$$

 L_{OUT} = 14.3 μ H \approx 15 μ H, a standard 15- μ H part is selected.

Selecting the Output Capacitor

The rule for selecting ceramic capacitors as the bulk output capacitor is to select 10 μ F per 1 A of charge current. In this case, a 3-A charge regulation current requires 30- μ F minimum output capacitance. In this example, 40- μ F is used. Four 10- μ F, X5R 25-V ceramic capacitors are recommended instead of 22 μ F, because of a better trade-off with the voltage rating, size, capacitance variation, and cost.

The output capacitors is divided evenly. Place the charge current sense resistor between the capacitors. This provides filtering and a higher phase margin for accurate current sensing and regulation.

With this output capacitance, the steady state output ripple voltage is:

(9)



DESIGN CONSIDERATION EXAMPLE AND APPLICATION INFORMATION (continued)

$$V_{O(RIPPLE)} = \left(I_{(RIPPLE)}\right) \times \frac{\left(\frac{V_{(BAT)}^{min}}{V_{I}^{max}}\right) \times \left(\frac{1}{F_{SW}}\right)}{C_{O}} + \left(\frac{ESR}{2} \times \frac{I_{(RIPPLE)}}{2} + \right) \frac{ESR}{2} + r_{(SENSE)}\left(\times \frac{I_{(RIPPLE)}}{2}\right) + ESL \times \frac{I_{RIPPLE}}{\left(\frac{V_{(BAT)}^{min}}{V_{I}^{max}}\right) \times \left(\frac{1}{F_{SW}}\right)}$$
(10)

where ESR is the equivalent series resistance of the capacitors (10 m Ω each giving 5 m Ω for two capacitors before the sense resistor and 5 m Ω for two capacitors after the sense resistor), and ESL is the equivalent series inductance of the capacitors (0.5 nH).

$$V_{O(RIPPLE)} = \frac{1.2 \text{ A} \times \left(\frac{9 \text{ V}}{21 \text{ V}}\right) \times \left(\frac{1}{300 \text{ kHz}}\right)}{40 \,\mu\text{F}} + (5 \,\text{m}\Omega \times 0.6 \text{ A} + 15 \,\text{m}\Omega \times 0.6 \text{ A}) + \left(0.5 \,\text{nH} \times \frac{1.2 \text{ A}}{\left(\frac{9 \text{ V}}{21 \text{ V}}\right) \times \left(\frac{1}{300 \text{ kHz}}\right)}\right)$$
(11)

 $V_{(OUT_RIPPLE)} = 57 \text{ mV} + 14 \text{ mV} + 0.56 \text{ mV} = 72 \text{ mV}$ ripple voltage (which equals 0.6% of 12.6 V) worst case peak-to-peak steady state ripple when the battery is removed and the charger is on.

Selecting the Input Capacitor

The input capacitance is at a minimum the same as the output capacitance. Lower capacitance is used directly at the converter input when the input is tied directly to the system load while charging. The capacitors are placed as close as possible to the high-side FET drain (PVCC) and low-side FET source (PGND). A rule for selecting ceramic capacitors as the bulk output capacitor is to select 10 μ F per 1 A of charge current. In this case, a 3-A charge regulation current requires 30- μ F minimum output capacitance. In this example, 40- μ F is used. Four 10- μ F, X5R 25-V ceramic capacitors are recommended instead of 22 μ F, because of a better trade-off with the voltage rating, size, capacitance variation, and cost. The input ripple voltage is usually larger because the input current ripple through the capacitor is the full charge current.

$$V_{I(RIPPLE)} = \frac{I_{(CHRG)} \times \left(\frac{V_{(BAT)}^{min}}{V_{I}^{max}}\right) \times \left(\frac{1}{f_{SW}}\right)}{C_{I}} + \left(\frac{ESR}{4} \times I_{(CHRG)}\right) + ESL \times \frac{I_{(CHRG)}}{\left(\frac{V_{(BAT)}^{min}}{V_{I}^{max}}\right) \times \left(\frac{1}{f_{SW}}\right)}$$
(12)

where $I_{(CHRG)}$ is the charge regulation current.

$$V_{I(RIPPLE)} = \frac{3 \text{ A} \times \left(\frac{9 \text{ V}}{21 \text{ V}}\right) \times \left(\frac{1}{300 \text{ kHz}}\right)}{40 \,\mu\text{F}} + \left(\frac{10 \text{ m}\Omega}{4} \times 3 \text{ A}\right) + 0.5 \text{ nH} \times \frac{3 \text{ A}}{\left(\frac{9 \text{ V}}{21 \text{ V}}\right) \times \left(\frac{1}{300 \text{ kHz}}\right)}$$
(13)

 $V_{I(RIPPLE)} = 143 \text{ mV} + 10 \text{ mV} + 1.4 \text{ mV} = 154 \text{ mV}$ which is 0.77% of the nominal 20-V input voltage.

Note that a single 10-µF capacitor is used from PVCC (close to the drain of the high-side FET) to PGND, when the system load is connected to PVCC, because the capacitors on the system rail provide the hold-up capacitance needed.

DESIGN CONSIDERATION EXAMPLE AND APPLICATION INFORMATION (continued)

Selecting the High-Side Power MOSFET, Q2

The high-side power MOSFET should be an NMOS power MOSFET with a standard voltage rating of 30 V to support the 20-V input voltage. The current carrying capability should be at least 2x the maximum charge current. Both the $r_{DS(on)}$ and the gate charge contribute to the power dissipation, while the worst case condition occurs at max duty cycle (minimum input voltage and maximum battery voltage). The gate drive losses are the only component that directly dissipate heat in the charger IC.

The FDS6680A was selected. The FDS6680A is a NMOS, 30-V, 12-m Ω device in an SO-8 package.

The conduction losses equal:

$$P_{(CON)} = I_{(CHRG)}^{2} \times \left[\sqrt{\frac{V_{(BAT)} \max}{V_{I} \min}} \right] \times \left(r_{DS(on)} \right)$$
(14)

where the charger's 6-V gate drive voltage helps reduce the r_{DS(on)} for lower conduction losses.

The first order approximation switching losses equal:

$$P_{(SW)} = I_{(CHRG)} \times V_{I} \min \times \left(\frac{\left(Q_{(GS)} + Q_{(GD)} \right)}{i_{(G)}} \right) \times f_{SW}$$
(15)

and the gate drive losses are:

 $P_{(GD)} = Q_{(GTOT)} \times V_I mim x f_{SW}.$

Where $G_{(GS)}$ is the gate charge from threshold current conducts until full charge current conducts; $Q_{(GD)}$ is the miller charge where the drain voltage drops, and the $Q_{(GTOT)}$ is the total gate charge form off to fully-enhanced on. The full input voltage is used for gate drive calculation because the internal gate drive regulator dissipates the drop from input voltage to the 6-V output voltage which must be added to charging the gates to 6-V every cycle.

$$P_{(CON)} = (3A)^{2} \times \left(\sqrt{\frac{16.8 \text{ V}}{19 \text{ V}}}\right) \times (12 \text{ m}\Omega) = 102 \text{ mW}$$
$$P_{(SW)} = 3 \text{ A} \times 19 \text{ V} \times \left(\frac{(5 \text{ nC} + 7 \text{ nC})}{1 \text{ A}}\right) \times 300 \text{ kHz} = 206 \text{ mW}$$

$$P_{(GD)} = 18 \text{ nC} \times 19 \text{ V} \times 300 \text{ kHz} = 103 \text{ mW}$$

(16)

Selecting the Low-Side Power MOSFET, Q3

The low-side power MOSFET should be an NMOS power MOSFET with a standard voltage rating of 30 V to support the 20-V input voltage. The current carrying capability should be at least 2x the maximum charge current. By nature of the synchronous rectifier operation, the drain-to-source voltage is always low at full charge current when the low-side FET turns on—this makes switching losses insignificant, except for the reverse recovery and dead-time contributors that arise from letting the body-diode conduct. The conduction losses and gate drive losses are the dominant power dissipation; while, the worst case condition occurs at minimum duty cycle (maximum input voltage and minimum battery voltage). The gate drive losses are the only component that directly dissipate heat in the charger IC. Note that the reverse recovery losses are included in this calculation, but the dissipation occurs in the high-side power MOSFET.

The FDS6680A was selected. The FDS6680A is an NMOS, 30-V, 12-m Ω device in an SO-8 package.

The conduction losses equal:

DESIGN CONSIDERATION EXAMPLE AND APPLICATION INFORMATION (continued)

$$P_{(CON)} = I_{(CHRG)}^{2} \times \left(\sqrt{\frac{V_{(BAT)} \max}{V_{I} \min}} \right) \times \left(r_{DS(on)} \right)$$
(17)

where the charger's 6-V gate drive voltage helps reduce the r_{DS(on)} for lower conduction losses.

The first order approximation switching losses are dominated by reverse recovery losses and dead-time losses given by:

 $P_{(SW)} = V_I max \times Q_{(RR)} \times f_{SW} + I_{(CGRG)} \times V_{(F)} \times 2 \times t_{(dead-time)} \times f_{SW}$

and the gate drive losses are :

 $P_{(GD)} = Q_{(GTOT)} \times V_I mim \ x \ f_{SW}.$

Where $t_{(dead-time)}$ is the dead-time where both FETs are off on either edge, $Q_{(RR)}$ is the reverse recovery charge, $Q_{(GTOT)}$ is the total gate charge form off to fully-enhanced on. The full input voltage is used for gate drive calculation because the internal gate drive regulator dissipates the drop from input voltage to the 6-V output voltage which must be added to charging the gates to 6 V every cycle.

$$P_{(CON)} = (3A)^2 \times \left(\frac{1 - \frac{9V}{21V}}{21V} \right) \times (12 \text{ m} = 81 \text{ mW}$$

 $P_{(SW)} = 21 \text{ V } x 21 \text{ nC } x 300 \text{ kHz} + 3 \text{ A } x 0.8 \text{ V } x 2 \text{ x } 30 \text{ ns } x 300 \text{ kHz} = 132 \text{ mW} + 43.2 \text{ mW} = 175 \text{ mW}$ $P_{(GD)} = 18 \text{ nC } x 21 \text{ V } x 300 \text{ kHz} = 113 \text{ mW}$ (18)

Power MOSFET Thermal Limit Verification

The thermal limit verification should allow for a 40°C temperature rise from 85°C ambient to 124°C silicon junction temperatures. For SO-8, the $R\theta_{JA}$ is 50°C/W.

The low-side power FET expected temperature rise is:

$$T_{(LOW_SIDE)} = R_{JA} \times P_{(LOSS_LOW-SIDE)} = \frac{50^{\circ}C}{W} \times (81 \text{ mW} + 43.2 \text{ mW}) = 6.2^{\circ}C$$
 (19)

The high-side power FET expected temperature rise is:

$$\Delta T_{(\text{HIGH} - \text{SIDE})} = R_{\theta} JA \times P_{(\text{LOSS}_{\text{HIGH}_{\text{SIDE}})} = \frac{50 \text{°C}}{\text{W}} \times (102 \text{ mW} + 206 \text{ mW} + 132 \text{ mW}) = 22 \text{°C}$$
(20)

Optional Schottky Diode across Low-Side FET

An optional Schottky diode can be used across the low-side power MOSFET (with cathode to drain and anode to source) to help reduce both the $V_{(F)}$ losses and reverse recovery losses. The Schottky diode is selected on the basis of the $V_{(F)}$ at $I_{(CHRG)}$, but a power rating for the full current is not required since the Schottky primarily conducts during the dead-times, which is a fraction of the total switching period.

Power loss for the Schottky are:

$$P_{(SW)} = I_{(CHRG)} \times V_F \times 2 \times t_{(dead-time)} \times f_{SW} = 3 \text{ A} \times 0.5 \text{ V} \times 2 \times 30 \text{ ns} \times 300 \text{ kHz} = 27 \text{ mW}$$

Selecting the System Power Selector Power MOSFETs, Q1, Q4, Q5

The system power selector power MOSFETs (Q1, Q4, Q5) should be PMOS power MOSFETs with a standard voltage rating of 30 V to support the 20-V input voltage, and must have a low $r_{DS(on)}$ to minimize conduction losses. The continuous current carrying capability should be at least 2x the maximum charge current. Both the $r_{DS(on)}$ and the gate charge contribute to the power dissipation, while the worst case condition occurs at max duty cycle (minimum input voltage and maximum battery voltage). The gate drive losses are the only component that directly dissipate heat in the charger IC.

The SI4435 was selected for Q1, Q4, and Q5. The SI4435 is a PMOS, 30-V, 35-m Ω device in an SO-8 package.

DESIGN CONSIDERATION EXAMPLE AND APPLICATION INFORMATION (continued)

The conduction losses equal:

 $\mathsf{P}_{(\text{CON})} = \mathsf{I}_{(\text{RMS})}^2 \times \mathsf{r}_{\text{DS(on)}},$

 $I_{(RMS_Q1)} = I_{(RMS_Q2)} = I_{(RMS_Q5)} = I_{(SYS)}max$

where $I_{(RMS)}$ is the RMS current expected for each MOSFET, and $I_{(SYS)}$ max is the maximum continuous system current.

Note that for Q1, the charge current is not used because the charge current drops to zero as the system current ($I_{(SYS)}max$) equals or exceeds the programmed input current DAC threshold (IDPM). This is assuming the typical case where $I_{(SYS)}max > I_{(DPM)}$.

The system power selector's -6-V gate drive voltage helps reduce the r_{DS(on)} for lower conduction losses.

Calculate the Bootstrap Capacitor

The minimum bootstrap capacitor is calculated by the high-side turn-on charge requirements per cycle and the gate drive voltage required. The total gate charge for the FDS6680A high-side power FET is $Q_{(GTOT)} = 18$ nC, and the maximum gate drive voltage drop allowed is $V_{(DROP)} = 0.5$ V. The switching frequency of 300 kHz gives a cycle period of 3.33 μ s.

$$C_{(BTST)} \min = \frac{Q_{(GTOT)}}{V_{(DROP)} \max} = \frac{18 \text{ nC}}{0.5 \text{ V}} = 36 \text{ nF}$$
(21)

Select $C_{(BTST)} = C12 = 100 \text{ nF} = 0.1 \mu\text{F}$. Connect C12 between the PH and the BTST pins. Also connect a bootstrap Schottky diode, D2, from the REGN pin to the BTST pin. The current rating for the bootstrap diode, D2, is determined by:

$$I_{(DBTST_RATING)} \min = \frac{Q_{(GTOT)}}{T_s} = \frac{18 \text{ nC}}{3.33 \,\mu s} = 5.4 \text{ mA}$$
 (22)

Use a 100-mA rated Schottky diode.

An optional 4.7- Ω bootstrap resistor is placed between the BTST pin and the node where C12 and D2 are connected, in order to minimize ringing by lowering slew rate on the PH node voltage. For lower gate charge FETs, a larger resistor value can be used up to 10 Ω or 15 Ω . Using larger resistor values increase the switching losses, and lower the efficiency.

Calculate the ACDET and AIRDET Programming Resistors

When airline is detected (AIRDET), the input source is connected to the system load but, the charge is disabled until the adapter is detected (ACDET). For a 12-V airline power source, the AIRDET is set to detect airline mode at 11.5 V. The adapter voltage detect threshold is set to a value less than the minimum adapter voltage, and higher than the maximum battery pack voltage.

NOTE: do not set the ACDET value less than the maximum battery pack voltage, otherwise the adapter removal will never be detected when the battery is connected. The battery pack can potentially be drained when no adapter is present. For this design example, $V_{I}min = 19.5 \text{ V}$, $V_{(BAT)}max = 16.8 \text{ V}$; therefore, select an adapter detect (ACDET) voltage of $V_{(ADAPT_DET)} = 19 \text{ V}$.

The ACDET pin threshold voltage is 2.4 V, and the AIRDET pin threshold voltage is 1.2 V. The total resistance of the resistor divider chain is set to 500 k Ω to minimize leakage current. The resistor chain resistors, R3, R4, R5 are calculated by the following equations, and selecting $R_{(TOTAL)} = (R3 + R4 + R5) \approx 500 \text{ k}\Omega$.



DESIGN CONSIDERATION EXAMPLE AND APPLICATION INFORMATION (continued)

$$(R4 + R5) = \frac{2.4 \text{ V x } \text{R}_{(\text{TOTAL})}}{\text{V}_{(\text{ADAPT_DET})}} = \frac{2.4 \text{ V x } 500 \text{ k}}{19 \text{ V}} = 63.2 \text{ k}$$
(23)

$$R5 = \frac{1.2 \text{ V x R}_{(\text{TOTAL})}}{\text{V}_{(\text{AIRLINE DET)}}} = \frac{1.2 \text{ V x 500 k}}{11.5 \text{ V}} = 52.2 \text{ k}$$

$$R4 = (R4 + R5) - R5 = 63.2 k - 52.2 k = 11 k$$
(24)
(25)

$$R3 = (R3 + R4 + R5) - (R4 + R5) = 500 k - 63.2 k = 436.8 k$$
(26)

Select the standard 1% resistor values of R3 = 432 k Ω , R4 = 11 k Ω , and R5 = 52.3 k Ω .

If airline mode is not needed, then set the AIRDET voltage threshold to be the same as the ACDET voltage threshold. Thus, both are set at 19 V by selecting standard 1% resistor values of R3 = 432 k Ω , R4 = 31.6 k Ω , and R5 = 31.6 k Ω .

Calculate the SRSET Programming Resistor

The charge current is defined as 3 A.

R6 = R_(SRSET) =
$$\frac{1 \text{ V x 1000}}{I_{(CHARGE)} \text{ x R}_{(SENSE)}}$$
 = $\frac{1 \text{ V x 1000}}{3 \text{ A x 10 m}}$ = 33.3 k

A standard 1%, 33.2 k Ω resistor is used.

Calculate the ACSET Programming Resistor

The input current limit is determined from the adapter power rating of 95 W and the adapter voltage of 20 V.

$$I_{\rm I} = \frac{95 \,\rm W}{20 \,\rm V} = 4.75 \,\rm A \tag{27}$$

The R_(ACSET) is calculated by the following equation:

R7 = R_(ACSET) =
$$\frac{1 \text{ V x 1000}}{I_{(IN)} \text{ x R}_{(SENSE)}} = \frac{1 \text{ V x 1000}}{4.75 \text{ A x 10 m}} = 21 \text{ k}$$

A standard 1%, 21 k Ω resister is used.

DESIGN CONSIDERATION EXAMPLE AND APPLICATION INFORMATION (continued)

Calculate the ISYNSET Programming Resistor

The inductor current ripple is defined by:

$$\Delta I_{L} = \frac{\left(V_{I} \max - V_{(BAT)} \min\right) \times \left(\frac{V_{(BAT)}^{\min}}{V_{I}^{\max}}\right) \times \left(\frac{1}{f_{SW}}\right)}{L_{out}}$$

(28)

where the V_Imax is the maximum input voltage, $V_{(BAT)}$ min is the minimum battery voltage, and f_{SW} is the switching frequency.

$$\Delta I_{L} = \frac{(21 \text{ V} - 9 \text{ V}) \times \left(\frac{9 \text{ V}}{21 \text{ V}}\right) \times \left(\frac{1}{300 \text{ kHz}}\right)}{15 \,\mu\text{H}}$$
(29)

 ΔI_{I}

The worst case inductor current ripple is $\Delta I_L = 1.14$ A. To set the $I_{(SYNSET)}$ threshold to a value between 2 and ΔI_L . Set $I_{(SYNSET)} = 1$ A. $R_{(SYNSET)}$ is calculated by the following equation:

$$R12 = R_{(SYNSET)} = \frac{1 \ V \times 500 \ \Omega}{I_{(SYNSET)} \times R_{(SENSE)}} = \frac{1 \ V \times 500 \ \Omega}{1 \ A \times 10 \ m\Omega} = 50 \ k\Omega.$$
(30)

Calculate the LOW BAT Programming Resistor

The battery depleted threshold to be programmed is a 3-V cell.

The LBSET programming resistor is calculated as:

R8 = R_(LBSET) =
$$\frac{3 V}{2 \times 5 A}$$
 = 300 k (31)

NARROW VOLTAGE DC (NVDC) EXAMPLE & APPLICATION INFORMATION

System Requirements (See Figure 26)

The bg24730 allows implementation of an NVDC charger. NVDC is an initiative by INTEL intended to increase notebook system efficiency by lowering the voltgage range of the system load in notebooks, which allows the optimization of devices to minimize power loss. In NVDC, the adapter is not allowed to connect to the system load. Instead, the system load is only connected to the output of the battery charger. This ensures the system load only detects the minimum to maximum voltage of the battery pack. Although this method of connecting the load directly to the battery pack has already been used for various other applications, the system approach to optimize efficiency motivation is making it more popular. In NVDC, the charger is required to process both charge current and system load at the same time; therefore, the power stage (Q2, Q3, L1, R2) needs to be designed accordingly for the increase in total current. The selector FETs Q4 and Q5 are not needed. The converter current is different from the battery sense current, so two output sense resistors are needed.

The SYNN and SYNP current sense pins allow sensing the converter current (for protection) independantly of the battery charge current. Figure 28 shows a method to implement an NVDC charger using only the two output sense resistors. The input current is limited, but is not directly sensed. Input current is indirectly regulated by connecting ACP/ACN and SYNN/SYNP pins across the converter protection resistor, and adding a resistor from the SRSET pin to the battery positive node in addition to the programming resistor from ACSET to GND.

If input current sense/limit accuracy and is absolutely necesary, then three sense resistors can be used, as shown in Figure 29.



31-Oct-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
BQ24730RGFT	NRND	VQFN	RGF	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	BQ 24730	
BQ24730RGFTG4	NRND	VQFN	RGF	40	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	BQ 24730	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

31-Oct-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24730RGFT	VQFN	RGF	40	250	180.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


12-Aug-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24730RGFT	VQFN	RGF	40	250	210.0	185.0	35.0

MECHANICAL DATA



A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- This drawing is subject to change without notice. Β.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- See the additional figure in the Product Data Sheet for details regarding lands and the exposed thermal Ε. pad features and dimensions.
- F. Falls within JEDEC MO-220.



RGF (R-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated