

SLUS968E – JANUARY 2010 – REVISED SEPTEMBER 2013

1A, Single-Input, Single Cell Li-Ion and Li-Pol Battery Charger

Check for Samples: bq24090, bq24091, bq24092, bq24093, bq24095

FEATURES

- CHARGING
 - 1% Charge Voltage Accuracy
 - 10% Charge Current Accuracy
 - Pin Selectable USB 100mA and 500mA Maximum Input Current Limit
 - Programmable Termination and Precharge Threshold
- **PROTECTION**
 - 6.6V Over-Voltage Protection
 - Input Voltage Dynamic Power Management
 - 125°C Thermal Regulation; 150°C Thermal Shutdown Protection
 - OUT Short-Circuit Protection and ISET Short Detection
 - Operation Over JEITA Range via Battery NTC – ½ Fast-Charge-Current at Cold, 4.06V at Hot, bq24092/3
 - Fixed 10 Hour Safety Timer
- SYSTEM
 - Automatic Termination and Timer Disable Mode (TTDM) for Absent Battery Pack With Thermistor
 - Status Indication Charging/Done
 - Available in Small 10-Pin MSOP Package

APPLICATIONS


- Smart Phones
- PDAs
- MP3 Players
- Low-Power Handheld Devices

DESCRIPTION

The bq2409x series of devices are highly integrated Li-ion and Li-Pol linear chargers devices targeted at space-limited portable applications. The devices operate from either a USB port or AC adapter. The high input voltage range with input overvoltage protection supports low-cost unregulated adapters.

The bq2409x has a single power output that charges the battery. A system load can be placed in parallel with the battery as long as the average system load does not keep the battery from charging fully during the 10 hour safety timer.

The battery is charged in three phases: conditioning, constant current and constant voltage. In all charge phases, an internal control loop monitors the IC junction temperature and reduces the charge current if an internal temperature threshold is exceeded.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION CONTINUED

The charger power stage and charge current sense functions are fully integrated. The charger function has high accuracy current and voltage regulation loops, charge status display, and charge termination. The pre-charge current and termination current threshold are programmed via an external resistor. The fast charge current value is also programmable via an external resistor.

PART #	V _{O(REG)}	V _{OVP}	JEITA	TS/CE	PG	PACKAGE
bq24090	4.20 V	6.6 V	No	10kΩ NTC	Yes	10 PIN 5x3mm ²
bq24091	4.20 V	6.6 V	No	100kΩ NTC	Yes	10 PIN 5x3mm ²
bq24092	4.20 V	6.6 V	Yes	10kΩ NTC	Yes	10 PIN 5x3mm ²
bq24093	4.20 V	6.6 V	Yes	100kΩ NTC	Yes	10 PIN 5x3mm ²
bq24095	4.35 V	6.6 V	No	10kΩ NTC	Yes	10 PIN 5x3mm ²

ORDERING INFORMATION⁽¹⁾

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
		IN (with respect to VSS)	-0.3 to 12	V
	Input Voltage	OUT (with respect to VSS)	–0.3 to 7	V
	input tonago	PRE-TERM, ISET, ISET2, TS, \overline{CHG} , \overline{PG} , ASI, ASO (with respect to VSS)	-0.3 to 7	V
	Input Current	IN	1.25	А
	Output Current (Continuous)	OUT	1.25	А
	Output Sink Current	CHG	15	mA
TJ	Junction temperature		-40 to 150	°C
T_{STG}	Storage temperature		-65 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

PACKAGE DISSIPATION RATINGS⁽¹⁾ ⁽²⁾

PACKAGE	R _{0JA}	R _{θJC}	T _A ≤ 25°C POWER RATING	DERATING FACTOR T _A > 25°C
5x3mm MSOP	52°C/W	48°C/W	1.92 W	19.2 mW/°C

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

(2) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2x3 via matrix

SLUS968E – JANUARY 2010 – REVISED SEPTEMBER 2013

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

		MIN	MAX	UNIT
V	IN voltage range	3.5	12	V
V _{IN}	IN operating voltage range, Restricted by V_{DPM} and V_{OVP}	4.45	6.45	V
I _{IN}	Input current, IN pin		1.0	А
I _{OUT}	Current, OUT pin		1.0	А
TJ	Junction temperature	0	125	°C
R _{PRE-TERM}	Programs precharge and termination current thresholds	1	10	kΩ
R _{ISET}	Fast-charge current programming resistor	0.540	49.9	kΩ
R _{TS}	10k NTC thermistor range without entering BAT_EN or TTDM	1.66	258	kΩ

(1) Operation with V_{IN} less than 4.5V or in drop-out may result in reduced performance.

ELECTRICAL CHARACTERISTICS

Over junction temperature range $0^{\circ}C \le T_{J} \le 125^{\circ}C$ and recommended supply voltage (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Undervoltage lock-out Exit	V_{IN} : 0V \rightarrow 4V Update based on sim/char	3.15	3.3	3.45	V	
Hysteresis on $V_{\text{UVLO}_\text{RISE}}$ falling	V _{IN} : 4V→0V, V _{UVLO_FALL} = V _{UVLO_RISE} −V _{HYS-UVLO}	175	227	280	mV	
Input power good detection threshold is V_{OUT} + V_{IN-DT}	(Input power good if $V_{IN} > V_{OUT} + V_{IN-DT}$); $V_{OUT} = 3.6V, V_{IN}: 3.5V \rightarrow 4V$	30	80	145	mV	
Hysteresis on V _{IN-DT} falling	$V_{OUT} = 3.6V, V_{IN}: 4V \rightarrow 3.5V$		31		mV	
Deglitch time on exiting sleep.	Time measured from V_IN: 0V \rightarrow 5V 1µs rise-time to \overline{PG} = low, V_{OUT} = 3.6V		45		μs	
Deglitch time on V _{HYS-INDT} power down. Same as entering sleep.	Time measured from V_IN: 5V \rightarrow 3.2V 1µs fall-time to \overline{PG} = OC, V_{OUT} = 3.6V		29		ms	
Input over-voltage protection threshold	V_{IN} : 5V \rightarrow 7V	6.5	6.65	6.8	V	
Input over-voltage blanking time	$V_{IN}: 5V \rightarrow 7V$		113		μs	
Hysteresis on OVP	V_{IN} : 7V \rightarrow 5V		95		mV	
Deglitch time exiting OVP	Time measured from $V_{IN}\!\!:7V\to5V$ 1µs fall-time to \overline{PG} = LO		30		μs	
USB/Adaptor low input voltage	Feature active in USB mode; Limit Input Source Current to 50mA; $V_{OUT} = 3.5V$; $R_{ISET} = 825\Omega$	4.34	4.4	4.46	v	
protection. Restricts lout at $V_{\text{IN-DPM}}$	Feature active in Adaptor mode; Limit Input Source Current to 50mA; $V_{OUT} = 3.5V$; $R_{ISET} = 825\Omega$	4.24	4.3	4.36	v	
USB input I-Limit 100mA	ISET2 = Float; R _{ISET} = 825Ω	85	92	100	4	
USB input I-Limit 500mA	ISET2 = High; $R_{ISET} = 825\Omega$	430	462	500	mA	
CIRCUIT TEST	•					
Highest Resistor value considered a fault (short). Monitored for Iout>90mA	Riset: $600\Omega \rightarrow 250\Omega, \ I_{OUT}$ latches off. Cycle power to Reset.	280		500	Ω	
Deglitch time transition from ISET short to lout disable	Clear fault by cycling IN or TS/BAT_EN		1		ms	
Maximum OUT current limit Regulation (Clamp)		1.05		1.4	А	
ORT PROTECTION	·					
OUT pin short-circuit detection threshold/ precharge threshold	V_{OUT} :3V \rightarrow 0.5V, no deglitch	0.75	0.8	0.85	V	
OUT pin Short hysteresis	Recovery $\ge V_{OUT(SC)} + V_{OUT(SC-HYS)}$; Rising, no Deglitch		77		mV	
Source current to OUT pin during short-circuit detection		10	15	20	mA	
	Undervoltage lock-out Exit Hysteresis on V _{UVLO_RISE} falling Input power good detection threshold is V _{OUT} + V _{IN-DT} Hysteresis on V _{IN-DT} falling Deglitch time on exiting sleep. Deglitch time on V _{HYS-INDT} power down. Same as entering sleep. Input over-voltage protection threshold Input over-voltage blanking time Hysteresis on OVP Deglitch time exiting OVP USB/Adaptor low input voltage protection. Restricts lout at V _{IN-DPM} USB input I-Limit 100mA USB input I-Limit 500mA CIRCUIT TEST Highest Resistor value considered a fault (short). Monitored for lout>90mA Deglitch time transition from ISET short to lout disable Maximum OUT current limit Regulation (Clamp) OUT pin short-circuit detection threshold/ precharge threshold OUT pin Short hysteresis Source current to OUT pin during	Undervoltage lock-out Exit $V_{IN}: 0V \rightarrow 4V$ Update based on sim/charHysteresis on V_{UVLO_RISE} falling $V_{IN}: 4V \rightarrow 0V, V_{UVLO_RISE} - V_{HYS-UVLO}$ Input power good detection threshold(Input power good if $V_{IN} > V_{OUT} + V_{IN-DT}$); $V_{OUT} = 3.6V, V_{IN}: 3.5V \rightarrow 4V$ Hysteresis on V_{IN+DT} falling $V_{OUT} = 3.6V, V_{IN}: 3.5V \rightarrow 4V$ Deglitch time on exiting sleep.Time measured from $V_{IN}: 0V \rightarrow 5V$ 1µs rise-time to $\overline{PG} = low, V_{OUT} = 3.6V$ Deglitch time on $V_{HYS-INOT}$ power down. Same as entering sleep.Time measured from $V_{IN}: 5V \rightarrow 3.2V$ 1µs fall-time to $\overline{PG} = 0C, V_{OUT} = 3.6V$ Input over-voltage protection threshold $V_{IN}: 5V \rightarrow 7V$ Input over-voltage blanking time $V_{IN}: 5V \rightarrow 7V$ Hysteresis on OVP $V_{IN}: 7V \rightarrow 5V$ Deglitch time exiting OVP $V_{IN}: 7V \rightarrow 5V$ USB input 1-Limit 100MAISET2 = Float; $R_{ISET} = 825\Omega$ USB input 1-Limit 500mAISET2 = Float; $R_{ISET} = 825\Omega$ USB input 1-Limit 500mAISET2 = Float; $R_{ISET} = 825\Omega$ CIRCUIT TESTHighest Resistor value considered a fault (short). Monitored for low190mAHighest Resistor value considered a fault (short). Monitored for low190mAMaximum OUT current limit Regulation (Clamp)OUT pin short-circuit detection threshold/ precharge thresholdOUT pin Short hysteresisRecovery $\geq V_{OUT(SC)} + V_{OUT(SC,HYS)}$; Rising, no DeglitchOUT pin Short hysteresisRecovery $\geq V_{OUT(SC)} + V_{OUT(SC,HYS)}$; Rising, no Deglitch	$ \begin{array}{ c c c c c c } \label{eq:charge} Undervoltage lock-out Exit & V_{IN}: 0V \rightarrow 4V Update based on sim/char & 3.15 \\ \hline Undervoltage lock-out Exit & V_{IN}: 0V \rightarrow 4V Update based on sim/char & 3.15 \\ \hline Hysteresis on V_{UVLQ_RISE} falling & V_{UVLQ_RISE} -V_{HYS+UVLO} & 175 \\ \hline Input power good detection threshold \\ Input power good if V_{IN} > V_{OUT} + V_{IN-DT}); & 30 \\ \hline V_{OUT} = 3.6V, V_{IN}: 3.5V \rightarrow 4V & V_{OUT} = 3.6V \\ \hline Hysteresis on V_{IN-DT} falling & V_{OUT} = 3.6V, V_{IN}: 0V \rightarrow 5V 1\mu s rise-time to \\ \hline PG = low, V_{OUT} = 3.6V & V_{IN}: 0V \rightarrow 3.2V 1\mu s fall-time to \\ \hline PG = 0C, V_{OUT} = 3.6V & V_{IN}: 5V \rightarrow 3.2V 1\mu s fall-time to \\ \hline PG = 0C, V_{OUT} = 3.6V & V_{IN}: 5V \rightarrow 3.2V 1\mu s fall-time to \\ \hline PG = 0C, V_{OUT} = 3.6V & V_{IN}: 5V \rightarrow 3.2V 1\mu s fall-time to \\ \hline PG = 0C, V_{OUT} = 3.6V & V_{IN}: 5V \rightarrow 3.2V 1\mu s fall-time to \\ \hline PG = 0C, V_{OUT} = 3.6V & V_{IN}: 5V \rightarrow 3.2V 1\mu s fall-time to \\ \hline PG = 0C, V_{OUT} = 3.6V & V_{IN}: 5V \rightarrow 3.2V 1\mu s fall-time to \\ \hline PG = 0C & V_{IN}: 5V \rightarrow 7V & 6.5 \\ \hline Input over-voltage blanking time & V_{IN}: 5V \rightarrow 7V & V_{IN}: 7V \rightarrow 5V 1\mu s fall-time to \\ \hline PG = 10 & \hline PG$	$ \begin{array}{ c c c c c c } \label{eq:constraint} U_{N_{i}}^{i} 0V \rightarrow 4V \ Update based on sim/char & 3.15 & 3.3 \\ \hline Undervoltage lock-out Exit & V_{N_{i}}^{i} 0V \rightarrow 4V \ Update based on sim/char & 3.15 & 3.3 \\ \hline Hysteresis on V_{UVLO_RISE} falling & V_{N_{i}}^{i} 4V \rightarrow 0V, \\ V_{UVLO_RILE} V_{UVLO_RISE} - V_{HYS-UVLO} & 175 & 227 \\ \hline Input power good detection threshold & (Input power good if V_{N_{i}} > V_{OUT} = 3.6V, V_{N_{i}} 3.5V \rightarrow 4V & 3.0 \\ \hline Hysteresis on V_{N+DT} falling & V_{OUT} = 3.6V, V_{N_{i}} 4V \rightarrow 3.5V & 31 \\ \hline Deglitch time on exiting sleep. & Time measured from V_{N_{i}} 0V \rightarrow 5V 1 \mu s rise-time to \\ \hline PG = low, V_{OUT} = 3.6V & 0V_{OUT} = 3.6V & 45 \\ \hline Deglitch time on V_{VPS-NDT} power & Time measured from V_{N_{i}} 5V \rightarrow 3.2V 1 \mu s fall-time to \\ \hline PG = low, V_{OUT} = 3.6V & 0.0000 & 0.55 & 0.65 \\ \hline Input over-voltage protection threshold & V_{N_{i}} 5V \rightarrow 7V & 0.113 \\ \hline Hysteresis on OVP & V_{N_{i}} 5V \rightarrow 7V & 0.113 \\ \hline Hysteresis on OVP & V_{N_{i}} 7V \rightarrow 5V & 0.0000 & 0.0000 & 0.0000 & 0.0000 & 0.00000 & 0.0000 & 0.0000 & 0.0000 & 0.0000 & 0.0000 & 0.0000 & 0.00000 & 0.00000 & 0.00000 & 0.00000 & 0.00000 & 0.00000 & 0.00000 & 0.00000 & 0.00000 & 0.00000 & 0.00000 & 0.000000 & 0.000000 & 0.000000 & 0.000000 & 0.0000000 & 0.000000 & 0.0000000 & 0.0000000 & 0.0000000 & 0.00000000$		

SLUS968E – JANUARY 2010 – REVISED SEPTEMBER 2013

INSTRUMENTS

Texas

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

Over junction temperature range $0^{\circ}C \le T_{J} \le 125^{\circ}C$ and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT	CURRENT	·				
IOUT(PDWN)	Battery current into OUT pin	$V_{IN} = 0V$			1	μA
I _{OUT(DONE)}	OUT pin current, charging terminated	$V_{IN} = 6V, V_{OUT} > V_{OUT(REG)}$			6	μΑ
I _{IN(STDBY)}	Standby current into IN pin	$TS = LO, V_{IN} \le 6V$			125	μA
I _{cc}	Active supply current, IN pin	TS = open, V_{IN} = 6V, TTDM – no load on OUT pin, V_{OUT} > V_{OUT(REG)}, IC enabled		0.8	1.0	mA
BATTERY CH	IARGER FAST-CHARGE					
V _{OUT(REG)}	Battery regulation voltage (bq24090/1/2/3)	$V_{IN} = 5.5V, I_{OUT} = 25mA, (V_{TS-45^{\circ}C} \le V_{TS} \le V_{TS-0^{\circ}C})$	4.16	4.2	4.23	v
	Battery regulation voltage (bq24095)	$V_{IN} = 5.5V, I_{OUT} = 25mA$	4.30	4.35	4.40	
V _{O_HT(REG)}	Battery hot regulation Voltage, bq24092/3	$V_{IN} = 5.5V, I_{OUT} = 25mA, V_{TS-60^{\circ}C} \le V_{TS} \le V_{TS-45^{\circ}C}$	4.02	4.06	4.1	V
OUT(RANGE)	Programmed Output "fast charge" current range	$\label{eq:Vout(REG)} \begin{split} V_{OUT} > V_{OUT} > V_{LOWV}; \ V_{IN} = 5V, \ ISET2=Lo, \\ R_{ISET} = 540 \ to \ 10.8 k\Omega \end{split}$	10		1000	mA
V _{DO(IN-OUT)}	Drop-Out, VIN – VOUT	Adjust VIN down until $I_{OUT} = 0.5A$, $V_{OUT} = 4.15V$, $R_{ISET} = 540$, ISET2=Lo (adaptor mode); $T_J \le 100^{\circ}C$		325	520	mV
I _{OUT}	Output "fast charge" formula	$V_{OUT(REG)} > V_{OUT} > V_{LOWV}$; $V_{IN} = 5V$, ISET2 = Lo		K _{ISET} /R _{ISET}		А
		$R_{ISET} = K_{ISET} / I_{OUT}$; 50 < I_{OUT} < 1000 mA	510	540	565	
K _{ISET}	Fast charge current factor for bg24090, 91, 92, 93	$R_{ISET} = K_{ISET} / I_{OUT}$; 25 < I_{OUT} < 50 mA	480	527	580	AΩ
		$R_{ISET} = K_{ISET} / I_{OUT}$; 10 < I_{OUT} < 25 mA	350	520	580 680 585 596 680 2.6	
		$R_{ISET} = K_{ISET} / I_{OUT}$; 50 < I_{OUT} < 1000 mA	510	560	585	ļ
KISET	Fast charge current factor for bq24095	$R_{ISET} = K_{ISET} / I_{OUT}$; 25 < I_{OUT} < 50 mA	480	557	596	AΩ
		$R_{ISET} = K_{ISET} / I_{OUT}$; 10 < I_{OUT} < 25 mA	350	555	680	
PRECHARGE	– SET BY PRETERM PIN	TT				
V _{LOWV}	Pre-charge to fast-charge transition threshold		2.4	2.5	2.6	V
^t DGL1(LOWV)	Deglitch time on pre-charge to fast- charge transition			70		μs
t _{DGL2(LOWV)}	Deglitch time on fast-charge to pre- charge transition			32		ms
I _{PRE-TERM}	Refer to the Termination Section					
% _{PRECHG}	Pre-charge current, default setting	$\label{eq:V_OUT} \begin{split} V_{OUT} &< V_{LOWV}; \ R_{ISET} = 1080\Omega; \\ R_{\text{PRE-TERM}} & \text{High } \textbf{Z} \end{split}$	18	20	22	%I _{OUT} cc
	Pre-charge current formula	$R_{PRE-TERM} = K_{PRE-CHG} \left(\Omega / \% \right) \times \mathscr{W}_{PRE-CHG} \left(\% \right)$	R _{PRI}	E-TERM/KPRE-CHG%		
		$ \begin{array}{l} V_{OUT} < V_{LOWV}, V_{IN} = 5V, R_{PRE-TERM} = 2k \ \text{to} \ 10k\Omega; \\ R_{ISET} = 1080\Omega \ , R_{PRE-TERM} = K_{PRE-CHG} \ \text{x} \ \%l_{FAST-CHG}, \\ \text{where} \ \%l_{FAST-CHG} \ \text{is} \ 20 \ \text{to} \ 100\% \end{array} $	90	100	110	Ω/%
K _{PRE-CHG}	% Pre-charge Factor	$\label{eq:VOUT} \begin{split} V_{OUT} < V_{LOWV}, V_{IN} = 5V, \ R_{PRE-TERM} = 1k \ to \ 2k\Omega; \ R_{ISET} \\ = 1080\Omega, \ R_{PRE-TERM} = K_{PRE-CHG} \times \%I_{FAST-CHG}, \ where \\ \%I_{FAST-CHG} \ is \ 10\% \ to \ 20\% \end{split}$	84	100	117	Ω/%
TERMINATIO	N – SET BY PRE-TERM PIN					
% _{TERM}	Termination Threshold Current, default setting	$V_{OUT} > V_{RCH}$; $R_{ISET} = 1k$; $R_{PRE-TERM} = High Z$	9	10	11	%I _{OUT} cc
/*IERM	Termination Current Threshold Formula	$R_{PRE-TERM} = K_{TERM} (\Omega/\%) \times \% TERM (\%)$	R _{PRE-TERM} / K _{TERM}			
K _{TERM}	% Term Factor	$ \begin{array}{l} V_{OUT} > V_{RCH}, V_{IN} = 5V, R_{PRE-TERM} = 2k \mbox{ to } 10k\Omega \ ; \\ R_{ISET} = 750\Omega \ K_{TERM} \times \% I_{FAST-CHG}, \mbox{ where } \% I_{FAST-CHG} \ is 10 \ to \ 50\% \end{array} $	182	200	216	Ω/%
			174	199	224	
PRE-TERM	Current for programming the term. and pre-chg with resistor. I _{Term-Start} is the initial PRE-TERM current.	R _{PRE-TERM} = 2k, V _{OUT} = 4.15V	71	75	81	μA
%TERM	Termination current formula		I	R _{TERM} / K _{TERM}		%
DGL(TERM)	Deglitch time, termination detected			29		ms
I _{Term-Start}	Elevated PRE-TERM current for, t _{Term-Start} , during start of charge to prevent recharge of full battery,		80	85	92	μA

4

Copyright © 2010–2013, Texas Instruments Incorporated



SLUS968E – JANUARY 2010 – REVISED SEPTEMBER 2013

ELECTRICAL CHARACTERISTICS (continued)

Over junction temperature range $0^{\circ}C \le T_{J} \le 125^{\circ}C$ and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t _{Term-Start}	Elevated termination threshold initially active for t _{Term-Start}			1.25		min
RECHARGE C	DR REFRESH		1			
V _{RCH}	Recharge detection threshold – Normal Temp	$V_{\text{IN}} = 5V, V_{\text{TS}} = 0.5V, V_{\text{OUT}} \text{: } 4.25V \rightarrow V_{\text{RCH}}$	V _{O(REG)} -0.120	V _{O(REG)} -0.095	V _{O(REG)} - 0.070	V
KGH	Recharge detection threshold – Hot Temp	$V_{\text{IN}} = 5V, V_{\text{TS}} = 0.2V, V_{\text{OUT}} \text{: } 4.15V \rightarrow V_{\text{RCH}}$	V _{O(REG)} -0.130	V _{O(REG)} -0.105	V _{O(REG)} - 0.080	V
t _{DGL1(RCH)}	Deglitch time, recharge threshold detected	V_{IN} = 5V, V_{TS} = 0.5V, V_{OUT} : 4.25V \rightarrow 3.5V in 1µs; $t_{DGL(RCH)}$ is time to ISET ramp		29		ms
t _{DGL2(RCH)}	Deglitch time, recharge threshold detected in OUT-Detect Mode	V_{IN} = 5V, V_{TS} = 0.5V, V_{OUT} = 3.5V inserted; $t_{\text{DGL(RCH)}}$ is time to ISET ramp		3.6		ms
BATTERY DE	TECT ROUTINE					
V _{REG-BD}	VOUT Reduced regulation during battery detect		V _{O(REG)} -0.450	V _{O(REG)} -0.400	V _{O(REG)} - 350	V
I _{BD-SINK}	Sink current during VREG-BD	$V_{IN} = 5V, V_{TS} = 0.5V, Battery Absent$	7		10	mA
t _{DGL(HI/LOW} REG)	Regulation time at V_{REG} or $V_{\text{REG-BD}}$			25		ms
V _{BD-HI}	High battery detection threshold	V _{IN} = 5V, V _{TS} = 0.5V, Battery Absent	V _{O(REG)} -0.150	V _{O(REG)} -0.100	V _{O(REG)} - 0.050	V
V _{BD-LO}	Low battery detection threshold	V _{IN} = 5V, V _{TS} = 0.5V, Battery Absent	V _{REG-BD} +0.50	V _{REG-BD} +0.1	V _{REG-BD} +0.15	V
BATTERY CH	ARGING TIMERS AND FAULT TIMERS	L				
t _{PRECHG}	Pre-charge safety timer value	Restarts when entering Pre-charge; Always enabled when in pre-charge.	1700	1940	2250	S
t _{MAXCH}	Charge safety timer value	Clears fault or resets at UVLO, TS/BAT_EN disable, OUT Short, exiting LOWV and Refresh	34000	38800	45000	S
BATTERY-PA	CK NTC MONITOR (Note 1); TS pin: 10	k and 100k NTC	1		1	
I _{NTC-10k}	NTC bias current, bq24090/2/5	V _{TS} = 0.3V	48	50	52	μA
INTC-100k	NTC bias current, bq24091/3	V _{TS} = 0.3V	4.8	5.0	5.2	μA
INTC-DIS-10k	10k NTC bias current when Charging is disabled, bq24090/2/5	V _{TS} = 0V	27	30	34	μA
INTC-DIS-100k	100k NTC bias current when Charging is disabled, bq24091/3	V _{TS} = 0V	4.4	5.0	5.8	μA
INTC-FLDBK-10k	INTC is reduced prior to entering TTDM to keep cold thermistor from entering TTDM, bq24090/2/5	V _{TS} : Set to 1.525V	4	5	6.5	μA
INTC-FLDBK-100k	INTC is reduced prior to entering TTDM to keep cold thermistor from entering TTDM, bq24091/3	V _{TS} : Set to 1.525V	1.1	1.5	1.9	μA
V _{TTDM(TS)}	Termination and timer disable mode Threshold – Enter	$V_{TS}\!\!:$ 0.5V \rightarrow 1.7V; Timer Held in Reset	1550	1600	1650	mV
V _{HYS-TTDM(TS)}	Hysteresis exiting TTDM	$V_{\text{TS}}:$ 1.7V \rightarrow 0.5V; Timer Enabled		100		mV
V _{CLAMP(TS)}	TS maximum voltage clamp	V _{TS} = Open (Float)	1800	1950	2000	mV
ta ou mere co	Deglitch exit TTDM between states			57		ms
t _{DGL(TTDM)}	Deglitch enter TTDM between states			8		μs
V _{TS_I-FLDBK}	TS voltage where INTC is reduce to keep thermistor from entering TTDM	INTC adjustment (90 to 10%; 45 to 6.6uS) takes place near this spec threshold. V_{TS} : 1.425V \rightarrow 1.525V		1475		mV
C _{TS}	Optional Capacitance – ESD			0.22		μF
V _{TS-0°C}	Low temperature CHG Pending	Low Temp Charging to Pending; V_{TS} : 1.0V \rightarrow 1.5V	1205	1230	1255	mV
V _{HYS-0°C}	Hysteresis at 0°C	Charge pending to low temp charging; V_{TS} : 1.5V \rightarrow 1V		86		mV
V _{TS-10°C}	Low temperature, half charge, bq24092/3	Normal charging to low temp charging; V_{TS} : 0.5V \rightarrow 1V	765	790	815	mV
	·	Low temp charging to normal CHG;		35		mV
V _{HYS-10°C}	Hysteresis at 10°C, bq24092/3	V_{TS} : 1.0V $\rightarrow 0.5V$				

Copyright © 2010–2013, Texas Instruments Incorporated

Submit Documentation Feedback 5

SLUS968E – JANUARY 2010-REVISED SEPTEMBER 2013

Texas Instruments

www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

Over junction temperature range $0^{\circ}C \le T_{J} \le 125^{\circ}C$ and recommended supply voltage (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{HYS-45°C}	Hysteresis at 45°C	High temp charging to normal CHG; $V_{TS}: 0.2V \rightarrow 0.5V$		10.7		mV
V _{TS-60°C}	High temperature Disable, bq24092/3	High temp charge to pending; V_{TS} : 0.2V \rightarrow 0.1V	170	178	186	mV
V _{HYS-60°C}	Hysteresis at 60°C, bq24092/3	Charge pending to high temp CHG; V_{TS} : 0.1V \rightarrow 0.2V		11.5		mV
	Deglitch for TS thresholds: 10C,	Normal to Cold Operation; V_{TS} : 0.6V \rightarrow 1V		50		
t _{DGL(TS_10C)}	bq24092/3	Cold to Normal Operation; V_{TS} : $1V \rightarrow 0.6V$		12		ms
t _{DGL(TS)}	Deglitch for TS thresholds: 0/45/60C.	Battery charging		30		ms
V _{TS-EN-10k}	Charge Enable Threshold, (10k NTC)	V_{TS} : 0V \rightarrow 0.175V;	80	88	96	mV
V _{TS-DIS_HYS-10k}	HYS below $V_{TS-EN-10k}$ to Disable, (10k NTC)	V_{TS} : 0.125V \rightarrow 0V;		12		mV
V _{TS-EN-100k}	Charge Enable Threshold, bq24090/2	V_{TS} : 0V \rightarrow 0.175V;	140	150	160	mV
V _{TS-DIS_HYS-} 100k	HYS below V _{TS-EN-100k} to Disable, bq24091/3	V_{TS} : 0.125V \rightarrow 0V;		50		mV
THERMAL RE	GULATION	·	· · ·			
T _{J(REG)}	Temperature regulation limit			125		°C
T _{J(OFF)}	Thermal shutdown temperature			155		°C
T _{J(OFF-HYS)}	Thermal shutdown hysteresis			20		°C
LOGIC LEVEL	S ON ISET2					
V _{IL}	Logic LOW input voltage	Sink 8 µA			0.4	V
V _{IH}	Logic HIGH input voltage	Source 8 µA	1.4			V
I _{IL}	Sink current required for LO	V _{ISET2} = 0.4V	2		9	μA
I _{IH}	Source current required for HI	V _{ISET2} = 1.4V	1.1		8	μA
V _{FLT}	ISET2 Float Voltage		575	900	1225	mV
LOGIC LEVEL	S ON CHG AND PG					
V _{OL}	Output LOW voltage	I _{SINK} = 5 mA			0.4	V
I _{LEAK}	Leakage current into IC	$V_{\overline{CHG}} = 5V, V_{\overline{PG}} = 5V$			1	μA

6

Copyright © 2010–2013, Texas Instruments Incorporated



PIN CONFIGURATION



PIN FUNCTIONS

NAME	PIN	I/O	DESCRIPTION
IN	1	I	Input power, connected to external DC supply (AC adapter or USB port). Expected range of bypass capacitors 1µF to 10µF, connect from IN to V_{SS} .
OUT	10	0	Battery Connection. System Load may be connected. Average load should not be excessive, allowing battery to charge within the 10 hour safety timer window. Expected range of bypass capacitors 1μ F to 10μ F.
PRE-TERM	4	I	Programs the Current Termination Threshold (5 to 50% of lout which is set by ISET) and Sets the Pre- Charge Current to twice the Termination Current Level.
			Expected range of programming resistor is 1k to $10k\Omega$ (2k: lpgm/10 for term; lpgm/5 for precharge)
ISET	2	I	Programs the Fast-charge current setting. External resistor from ISET to VSS defines fast charge current value. Range is 10.8k (50mA) to 540 Ω (1000mA).
ISET2	7	I	Programming the Input/Output Current Limit for the USB or Adaptor source: High = 500mAmax, Low = ISET, FLOAT = 100mA max.
TS	9	I	Temperature sense pin connected to bq24090/2/5 -10k at 25°C NTC thermistor & bq24091/3 -100k at 25°C NTC thermistor, in the battery pack. Floating TS Pin or pulling High puts part in TTDM "Charger" Mode and disable TS monitoring, Timers and Termination. Pulling pin Low disables the IC. If NTC sensing is not needed, connect this pin to VSS through an external 10 k Ω /100k Ω resistor. A 250k Ω from TS to ground will prevent IC entering TTDM mode when battery with thermistor is removed.
VSS	3	-	Ground terminal
CHG	8	0	Low (FET on) indicates charging and Open Drain (FET off) indicates no Charging or Charge complete.
PG	5	0	Low (FET on) indicates the input voltage is above UVLO and the OUT (battery) voltage.
NC	6	NA	Do not make a connection to this pin (for internal use) - Do not route through this pin
Thermal PAD and Package	Pad 5x3mm ²	_	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times


TEXAS INSTRUMENTS

www.ti.com

Typical Application Circuit: bq2409x


8

 $I_{OUT_FAST_CHG} = 540mA; I_{OUT_PRE_CHG} = 108mA; I_{OUT_TERM} = 54mA$





FUNCTIONAL BLOCK DIAGRAM







TYPICAL OPERATIONAL CHARACTERISTICS

SETUP: bq2409x typical applications schematic; V_{IN} = 5V, V_{BAT} = 3.6V (unless otherwise indicated)

POWER UP, DOWN, OVP, DISABLE AND ENABLE WAVEFORMS





 $10k\Omega$ resistor from TS to GND. $10k\Omega$ is shorted to disable the IC.






Figure 3. TS Enable and Disable






NOTE: Continuous battery detection when not in TTDM.







t - time - 10ms/div Figure 6. Battery Removal with OUT and TS Disconnect 1st, With 100 Ω Load




bq24090, bq24091 bq24092, bq24093 ba24095 SLUS968E – JANUARY 2010 – REVISED SEPTEMBER 2013

www.ti.com

TYPICAL OPERATIONAL CHARACTERISTICS (continued)

SETUP: bq2409x typical applications schematic; V_{IN} = 5V, V_{BAT} = 3.6V (unless otherwise indicated)



t - time - 20ms/div

Figure 7. Battery Removal with fixed TS = 0.5V

PROTECTION CIRCUITS WAVEFORMS

CH4: lout (1A/Div)

CH4: lout (0.2A/Div)

CH4: lout (0.2A/Div) Vchg

Vin

Viset

2V/div

2V/div

500mV/div

20mV/div

t - time - 5ms/div Figure 10. ISET Shorted Prior to USB Power-up

Battery voltage swept from 0V to 4.25V to 3.9V.




Figure 8. Battery Charge Profile

Short Detected in 100mA

mode and Latched Off

V 0.1 Ω OUT




Figure 9. ISET Shorted During Normal Operation




Figure 11. DPM – Adaptor Current Limits – Vin Regulated

The IC temperature rises to 125°C and enters thermal regulation. Charge current is reduced to regulate the IC at 125°C. VIN is reduced, the IC temperature drops, the charge current returns to the programmed value.



TYPICAL OPERATIONAL CHARACTERISTICS (continued)

546

SETUP: bq2409x typical applications schematic; V_{IN} = 5V, V_{BAT} = 3.6V (unless otherwise indicated)




Figure 12. DPM – USB Current Limits – Vin Regulated to 4.4V




Figure 13. Thermal Reg. - Vin increases PWR/lout Reduced







Figure 14. Entering and Exiting Sleep Mode









bq24090, bq24091 bq24092, bq24093 bq24095 SLUS968E – JANUARY 2010– REVISED SEPTEMBER 2013

www.ti.com

FUNCTIONAL GENERAL DESCRIPTION

The bq2409x is a highly integrated family of single cell Li-Ion and Li-Pol chargers. The charger can be used to charge a battery, power a system or both. The charger has three phases of charging: Pre-charge to recover a fully discharged battery, fast-charge constant current to supply the buck charge safely and voltage regulation to safely reach full capacity. The charger is very flexible, allowing programming of the fast-charge current and Pre-charge/Termination Current. This charger is designed to work with a USB connection or Adaptor (DC out). The charger also checks to see if a battery is present.

The charger also comes with a full set of safety features: JEITA Temperature Standard, Over-Voltage Protection, DPM-IN, Safety Timers, and ISET short protection. All of these features and more are described in detail below.


The charger is designed for a single power path from the input to the output to charge a single cell Li-lon or Li-Pol battery pack. Upon application of a 5VDC power source the ISET and OUT short checks are performed to assure a proper charge cycle.

If the battery voltage is below the LOWV threshold, the battery is considered discharged and a preconditioning cycle begins. The amount of precharge current can be programmed using the PRE-TERM pin which programs a percent of fast charge current (10 to 100%) as the precharge current. This feature is useful when the system load is connected across the battery "stealing" the battery current. The precharge current can be set higher to account for the system loading while allowing the battery to be properly conditioned. The PRE-TERM pin is a dual function pin which sets the precharge current level and the termination threshold level. The termination "current threshold" is always half of the precharge programmed current level.

Once the battery voltage has charged to the V_{LOWV} threshold, fast charge is initiated and the fast charge current is applied. The fast charge constant current is programmed using the ISET pin. The constant current provides the bulk of the charge. Power dissipation in the IC is greatest in fast charge with a lower battery voltage. If the IC reaches 125°C the IC enters thermal regulation, slows the timer clock by half and reduce the charge current as needed to keep the temperature from rising any further. Figure 18 shows the charging profile with thermal regulation. Typically under normal operating conditions, the IC's junction temperature is less than 125°C and thermal regulation is not entered.

Once the cell has charged to the regulation voltage the voltage loop takes control and holds the battery at the regulation voltage until the current tapers to the termination threshold. The termination can be disabled if desired. The CHG pin is low (LED on) during the first charge cycle only and turns off once the termination threshold is reached, regardless if termination, for charge current, is enabled or disabled.

Further details are mentioned in the Operating Modes section.







DETAILED FUNCTIONAL DESCRIPTION

Power-Down or Undervoltage Lockout (UVLO)

The bq2409x family is in power down mode if the IN pin voltage is less than UVLO. The part is considered "dead" and all the pins are high impedance. Once the IN voltage rises above the UVLO threshold the IC will enter Sleep Mode or Active mode depending on the OUT pin (battery) voltage.

Under Voltage Lockout (UVLO):

The bq2409x family is in power down mode if the IN pin voltage is less than V_{UVLO} . The part is considered "dead" and all the pins are high impedance.

Power-up

The IC is alive after the IN voltage ramps above UVLO (see sleep mode), resets all logic and timers, and starts to perform many of the continuous monitoring routines. Typically the input voltage quickly rises through the UVLO and sleep states where the IC declares power good, starts the qualification charge at 100mA, sets the input current limit threshold base on the ISET2 pin, starts the safety timer and enables the CHG pin. See Figure 19.

Sleep Mode

If the IN pin voltage is between than $V_{OUT}+V_{DT}$ and UVLO, the charge current is disabled, the safety timer counting stops (not reset) and the PG and CHG pins are high impedance. As the input voltage rises and the charger exits sleep mode, the PG pin goes low, the safety timer continues to count, charge is enabled and the CHG pin returns to its previous state. See Figure 20

New Charge Cycle

A new charge cycle is started when a good power source is applied, performing a chip disable/enable (TS pin), exiting Termination and Timer <u>Disable</u> Mode (TTDM), detecting a battery insertion or the OUT voltage dropping below the V_{RCH} threshold. The CHG pin is <u>active</u> low only during the first charge cycle, therefore exiting TTDM or a dropping below V_{RCH} will not turn on the CHG pin FET, if the CHG pin is already high impedance.



SLUS968E – JANUARY 2010– REVISED SEPTEMBER 2013




Figure 19. TS Battery Temperature Bias Threshold and Deglitch Timers

TEXAS INSTRUMENTS

www.ti.com




Figure 20. bq2409x Power-Up Flow Diagram

Overvoltage-Protection (OVP) – Continuously Monitored

If the input source applies an overvoltage, the pass FET, if previously on, turns off after a deglitch, t_{BLK(OVP)}. The timer ends and the CHG and PG pin goes to a high impedance state. Once the overvoltage returns to a normal voltage, the PG pin goes low, timer continues, charge continues and the CHG pin goes low after a 25ms deglitch. PG pin is optional on some packages

16 Submit Documentation Feedback

Product Folder Links: bq24090 bq24091 bq24092 bq24093 bq24095



Power Good Indication (PG)

After application of a 5V source, the input voltage rises above the UVLO and sleep thresholds ($V_{IN}>V_{BAT}+V_{DT}$), but is less than OVP ($V_{IN}<V_{OVP}$), then the PG FET turns on and provides a low impedance path to ground. See Figure 1, Figure 2, and Figure 14.

CHG Pin Indication

The charge pin has an internal open drain FET which is on (pulls down to V_{SS}) during the first charge only (independent of TTDM) and is turned off once the battery reaches voltage regulation and the charge current tapers to the termination threshold set by the PRE-TERM resistor.

The charge pin is high impedance in sleep mode and OVP (if PG is high impedance) and return to its previous state once the condition is removed.

Cycling input power, pulling the TS pin low and releasing or entering pre-charge mode causes the CHG pin to go reset (go low if power is good and a discharged battery is attached) and is considered the start of a first charge.

CHG and PG LED Pull-up Source

For host monitoring, a pull-up resistor is used between the "STATUS" pin and the V_{CC} of the host and for a visual indication a resistor in series with an LED is connected between the "STATUS" pin and a power source. If the CHG or PG source is capable of exceeding 7V, a 6.2V Zener should be used to clamp the voltage. If the source is the OUT pin, note that as the battery changes voltage, the brightness of the LEDs vary.

Charging State	CHG FET/LED
1st Charge	ON
Refresh Charge	
OVP	OFF
SLEEP	_
TEMP FAULT	ON for 1st Charge

V _{IN} Power Good State	PG FET/LED		
UVLO			
SLEEP Mode	OFF		
OVP Mode			
Normal Input (V _{OUT} + V _{DT} < V _{IN} < V _{OUP})	ON		
PG is independent of chip disable			

IN-DPM (V_{IN-DPM} or IN–DPM)

The IN-DPM feature is used to detect an input source voltage that is folding back (voltage dropping), reaching its current limit due to excessive load. When the input voltage drops to the $V_{\text{IN-DPM}}$ threshold the internal pass FET starts to reduce the current until there is no further drop in voltage at the input. This would prevent a source with voltage less than $V_{\text{IN-DPM}}$ to power the out pin. This works well with current limited adaptors and USB ports as long as the nominal voltage is above 4.3V and 4.4V respectively. This is an added safety feature that helps protect the source from excessive loads.

OUT

The Charger's OUT pin provides current to the battery and to the system, if present. This IC can be used to charge the battery plus power the system, charge just the battery or just power the system (TTDM) assuming the loads do not exceed the available current. The OUT pin is a current limited source and is inherently protected against shorts. If the system load ever exceeds the output programmed current threshold, the output will be discharged unless there is sufficient capacitance or a charged battery present to supplement the excessive load.

Copyright © 2010-2013, Texas Instruments Incorporated

bq24090, bq24091 bq24092, bq24093 bq24095

SLUS968E - JANUARY 2010 - REVISED SEPTEMBER 2013

ISET

An external resistor is used to Program the Output Current (50 to 1000mA) and can be used as a current monitor.

$$R_{ISET} = K_{ISET} \div I_{OUT}$$
(1)

Where:

 I_{OUT} is the desired fast charge current;

 $K_{\mbox{\scriptsize ISET}}$ is a gain factor found in the electrical specification

For greater accuracy at lower currents, part of the sense FET is disabled to give better resolution. Figure 15 shows the transition from low current to higher current. Going from higher currents to low currents, there is hysteresis and the transition occurs around 0.15A.

The ISET resistor is short protected and will detect a resistance lower than \neq 340 Ω . The detection requires at least 80mA of output current. If a "short" is detected, then the IC will latch off and can only be reset by cycling the power. The OUT current is internally clamped to a maximum current between 1.1A and 1.35A and is independent of the ISET short detection circuitry, as shown in Figure 22. Also, see Figure 9 and Figure 10.




Figure 21. Operation Over TS Bias Voltage

www.ti.com

(1)

NSTRUMENTS

EXAS






Figure 22. Programmed/Clamped Out Current

PRE_TERM – Pre-Charge and Termination Programmable Threshold

Pre-Term is used to program both the pre-charge current and the termination current threshold. The pre-charge current level is a factor of two higher than the termination current level. The termination can be set between 5% and 50% of the programmed output current level set by ISET. If left floating the termination and pre-charge are set internally at 10/20% respectively. The pre-charge-to-fast-charge, V_{lowy} threshold is set to 2.5V.

(2)

R_{PRE-TERM} = %Term × K_{TERM} = %Pre-CHG × K_{PRE-CHG}

(2)

Where:


%Term is the percent of fast charge current where termination occurs; %Pre-CHG is the percent of fast charge current that is desired during precharge;

K_{TERM} and K_{PRE-CHG} are gain factors found in the electrical specifications.

ISET2

Is a 3-state input and programs the Input Current Limit/Regulation Threshold. A low will program a regulated fast charge current via the ISET resistor and is the maximum allowed input/output current for any ISET2 setting, Float will program a 100mA Current limit and High will program a 500mA Current limit.

Below are two configurations for driving the 3-state ISET2 pin:



Copyright © 2010–2013, Texas Instruments Incorporated



ΤS

The bq2409x family contains an NTC monitoring function. The TS function for bq24090, bq24091 and bq24095 follow the classic temperature range and disable charge when the battery temperature outside of the 0°C and 45°C operating temperature window. The TS function for bq24092 and bq24093 are designed to follow the new JEITA temperature standard for Li-Ion and Li-Pol batteries. There are now four thresholds, 60°C, 45°C, 10°C, and 0°C. Normal operation occurs between 10°C and 45°C. If between 0°C and 10°C the charge current level is cut in half and if between 45°C and 60°C the regulation voltage is reduced to 4.1Vmax, see Figure 21.

The bq2409x family has devices to monitor 10k and 100k NTC thermistors. The bq24090/2/5 are designed to work with a 10k NTC. For these devices, the TS feature is implemented using an internal 50µA current source to bias the thermistor (designed for use with a 10k NTC β = 3370 (SEMITEC 103AT-2 or Mitsubishi TH05-3H103F) connected from the TS pin to V_{SS}. If this feature is not needed, a fixed 10k can be placed between TS and V_{SS} to allow normal operation. This may be done if the host is monitoring the thermistor and then the host would determine when to pull the TS pin low to disable charge. The bq24091/3 are designed to work with a 100k NTC. For these devices, the TS feature is implemented using an internal 5µA current source to bias the thermistor (designed for use with a 100k NTC β = 3370) connected from the TS pin to V_{SS}. If this feature is not needed, a fixed 10k can be placed between TS and V_{SS} to allow normal operation. This may be done if the host is monitoring the thermistor source to bias the thermistor (designed for use with a 100k NTC β = 3370) connected from the TS pin to V_{SS}. If this feature is not needed, a fixed 100k can be placed between TS and V_{SS} to allow normal operation. This may be done if the host is monitoring the thermistor and then the host would determine when to pull the TS pin low to disable charge.

The TS pin has two additional features, when the TS pin is pulled low or floated/driven high. A low disables charge (similar to a high on the BAT_EN feature) and a high puts the charger in TTDM.

Above 60°C or below 0°C the charge is disabled. Once the thermistor reaches \approx -10°C the TS current folds back to keep a cold thermistor (between -10°C and -50°C) from placing the IC in the TTDM mode. If the TS pin is pulled low into disable mode, the current is reduced to \approx 30µA, see Figure 19. Since the I_{TS} current is fixed along with the temperature thresholds, it is not possible to use thermistor values other than the 10k or 100k (depending on the IC) NTC (at 25°C).

Termination and Timer Disable Mode (TTDM) -TS pin high

The battery charger is in TTDM when the TS pin goes high from removing the thermistor (removing battery pack/floating the TS pin) or by pulling the TS pin up to the TTDM threshold.

When entering TTDM, the 10 hour safety timer is held in reset and termination is disabled. A battery detect routine is run to see if the battery was removed or not. If the battery was removed then the CHG pin will go to its high impedance state if not already there. If a battery is detected the CHG pin does not change states until the current tapers to the termination threshold, where the CHG pin goes to its high impedance state if not already there (the regulated output will remain on).

The charging profile does not change (still has pre-charge, fast-charge constant current and constant voltage modes). This implies the battery is still charged safely and the current is allowed to taper to zero.

When coming out of TTDM, the battery detect routine is run and if a battery is detected, then a new charge cycle begins and the CHG LED turns on.

If TTDM is not desired upon removing the battery with the thermistor, one can add a 237k resistor between TS and V_{SS} to disable TTDM. This keeps the current source from driving the TS pin into TTDM. This creates $\approx 0.1^{\circ}$ C error at hot and a $\approx 3^{\circ}$ C error at cold.

Timers

The pre-charge timer is set to 30 minutes. The pre-charge current, can be programmed to off-set any system load, making sure that the 30 minutes is adequate.

The fast charge timer is fixed at 10 hours and can be increased real time by going into thermal regulation, IN-DPM or if in USB current limit. The timer clock slows by a factor of 2, resulting in a clock than counts half as fast when in these modes. If either the 30 minute or ten hour timer times out, the charging is terminated and the CHG pin goes high impedance if not already in that state. The timer is reset by disabling the IC, cycling power or going into and out of TTDM.

20 Submit Documentation Feedback

Copyright © 2010–2013, Texas Instruments Incorporated

Product Folder Links: bq24090 bq24091 bq24092 bq24093 bq24095



Termination

Once the OUT pin goes <u>above</u> VRCH, (reaches voltage regulation) and the current tapers down to the termination threshold, the CHG pin goes high impedance and a battery detect route is run to determine if the battery was removed or the battery is full. If the battery is present, the charge current will terminate. If the battery was removed along with the thermistor, then the TS pin is driven high and the charge enters TTDM. If the battery was removed and the TS pin is held in the active region, then the battery detect routine will continue until a battery is inserted.

Battery Detect Routine

The battery detect routine should check for a missing battery while keeping the OUT pin at a useable voltage. Whenever the battery is missing the CHG pin should be high impedance.

The battery detect routine is run when entering and exiting TTDM to verify if battery is present, or run all the time if battery is missing and not in TTDM. On power-up, if battery voltage is greater than V_{RCH} threshold, a battery detect routine is run to determine if a battery is present.

The battery detect routine is disabled while the IC is in TTDM, or has a TS fault. See Figure 23 for the Battery Detect Flow Diagram.

Refresh Threshold

After termination, if the OUT pin voltage drops to V_{RCH} (100mV below regulation) then a new charge is initiated, but the CHG pin remains at a high impedance (off).

Starting a Charge on a Full Battery

The termination threshold is raised by ≉14%, for the first minute of a charge cycle so if a full battery is removed and reinserted or a new charge cycle is initiated, that the new charge terminates (less than 1 minute). Batteries that have relaxed many hours may take several minutes to taper to the termination threshold and terminate charge.

TEXAS INSTRUMENTS

www.ti.com





Figure 23. Battery Detect Routine

Product Folder Links: bq24090 bq24091 bq24092 bq24093 bq24095



bq24090 CHARGER APPLICATION DESIGN EXAMPLE



Requirements

- Supply voltage = 5 V
- Fast charge current: I_{OUT-FC} = 540 mA; ISET-pin 2
- Termination Current Threshold: %IOUT-FC = 10% of Fast Charge or ~54mA
- Pre-Charge Current by default is twice the termination Current or ~108mA
- TS Battery Temperature Sense = 10k NTC (103AT)

Calculations

Program the Fast Charge Current, ISET:

 $\begin{array}{l} \mathsf{R}_{\mathsf{ISET}} = [\mathsf{K}_{(\mathsf{ISET})} / \mathsf{I}_{(\mathsf{OUT})}] \\ \text{from electrical characteristics table. . . } \mathsf{K}_{(\mathsf{SET})} = 540 \mathrm{A}\Omega \\ \mathsf{R}_{\mathsf{ISET}} = [540 \mathrm{A}\Omega / 0.54 \mathrm{A}] = 1.0 \ \mathrm{k}\Omega \\ \text{Selecting the closest standard value, use a 1 } \mathrm{k}\Omega \ \text{resistor between ISET (pin 16) and } V_{\mathrm{SS}}. \end{array}$

Program the Termination Current Threshold, ITERM:

 $\begin{array}{l} \mathsf{R}_{\mathsf{PRE-TERM}} = \mathsf{K}_{(\mathsf{TERM})} \times \mathscr{N}_{\mathsf{IOUT-FC}} \\ \mathsf{R}_{\mathsf{PRE-TERM}} = 200\Omega/\% \times 10\% = 2k\Omega \\ \mathsf{Selecting the closest standard value, use a 2 k\Omega resistor between ITERM (pin 15) and Vss. \\ \mathsf{One \ can \ arrive \ at the same value \ by using 20\% \ for a \ pre-charge value (factor of 2 \ difference). \\ \mathsf{R}_{\mathsf{PRE-TERM}} = \mathsf{K}_{(\mathsf{PRE-CHG})} \times \mathscr{N}_{\mathsf{IOUT-FC}} \\ \mathsf{R}_{\mathsf{PRE-TERM}} = 100\Omega/\% \times 20\% = 2k\Omega \end{array}$

TS Function

Use a 10k NTC thermistor in the battery pack (103AT).

To Disable the temp sense function, use a fixed 10k resistor between the TS (Pin 1) and Vss.

bq24090, bq24091 bq24092, bq24093 bq24095 SLUS968E – JANUARY 2010–REVISED SEPTEMBER 2013

NSTRUMENTS

www.ti.com

Texas

CHG and PG

LED Status: connect a 1.5k resistor in series with a LED between the OUT pin and the \overline{CHG} pin. Connect a 1.5k resistor in series with a LED between the OUT pin and the and PG pin.

Processor Monitoring: Connect a pull-up resistor between the processor's power rail and the CHG pin. Connect a pull-up resistor between the processor's power rail and the PG pin.

SELECTING IN AND OUT PIN CAPACITORS

In most applications, all that is needed is a high-frequency decoupling capacitor (ceramic) on the power pin, input and output pins. Using the values shown on the application diagram, is recommended. After evaluation of these voltage signals with real system operational conditions, one can determine if capacitance values can be adjusted toward the minimum recommended values (DC load application) or higher values for fast high amplitude pulsed load applications. Note if designed for high input voltage sources (bad adaptors or wrong adaptors), the capacitor needs to be rated appropriately. Ceramic capacitors are tested to 2x their rated values so a 16V capacitor may be adequate for a 30V transient (verify tested rating with capacitor manufacturer).

THERMAL PACKAGE

The bq2409x family is packaged in a thermally enhanced MSOP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). The power pad should be directly connected to the VSS pin. Full PCB design guidelines for this package are provided in the application note entitled: Power Pad Thermally Enhanced Package Note (SLMA002). The most common measure of package thermal performance is thermal impedance (θ_{JA}) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for θ_{JA} is:

$$\theta_{JA} = (T_J - T) / F$$

(3)

(3)

Where:

- T_J = chip junction temperature
- T = ambient temperature
- P = device power dissipation

Factors that can influence the measurement and calculation of θ_{JA} include:

- 1. Whether or not the device is board mounted
- 2. Trace size, composition, thickness, and geometry
- 3. Orientation of the device (horizontal or vertical)
- 4. Volume of the ambient air surrounding the device under test and airflow
- 5. Whether other surfaces are in close proximity to the device being tested

Due to the charge profile of Li-Ion and Li-Pol batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. Typically after fast charge begins the pack voltage increases to \neq 3.4V within the first 2 minutes. The thermal time constant of the assembly typically takes a few minutes to heat up so when doing maximum power dissipation calculations, 3.4V is a good minimum voltage to use. This is verified, with the system and a fully discharged battery, by plotting temperature on the bottom of the PCB under the IC (pad should have multiple vias), the charge current and the battery voltage as a function of time. The fast charge current will start to taper off if the part goes into thermal regulation.

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation when a battery pack is being charged :

$$\mathsf{P} = [\mathsf{V}_{(\mathsf{IN})} - \mathsf{V}_{(\mathsf{OUT})}] \times \mathsf{I}_{(\mathsf{OUT})} + [\mathsf{V}_{(\mathsf{OUT})} - \mathsf{V}_{(\mathsf{BAT})}] \times \mathsf{I}_{(\mathsf{BAT})}$$

(3)

The thermal loop feature reduces the charge current to limit excessive IC junction temperature. It is recommended that the design not run in thermal regulation for typical operating conditions (nominal input voltage and nominal ambient temperatures) and use the feature for non typical situations such as hot environments or higher than normal input source voltage. With that said, the IC will still perform as described, if the thermal loop is always active.



Leakage Current Effects on Battery Capacity

To determine how fast a leakage current on the battery will discharge the battery is an easy calculation. The time from full to discharge can be calculated by dividing the Amp-Hour Capacity of the battery by the leakage current. For a 0.75AHr battery and a 10 μ A leakage current (750mAHr/0.010mA = 75000 Hours), it would take 75k hours or 8.8 years to discharge. In reality the self discharge of the cell would be much faster so the 10 μ A leakage would be considered negligible.

Layout Tips

To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the bq2409x, with short trace runs to both IN, OUT and GND (thermal pad).

- All low-current GND connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small signal ground path and the power ground path.
- The high current charge paths into IN pin and from the OUT pin must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces
- The bq2409x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad
 to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is
 also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. It is
 best to use multiple 10mil vias in the power pad of the IC and in close proximity to conduct the heat to the
 bottom ground plane. The bottom ground place should avoid traces that "cut off" the thermal path. The thinner
 the PCB the less temperature rise. The EVM PCB has a thickness of 0.031 inches and uses 2 oz. (2.8 mil
 thick) copper on top and bottom, and is a good example of optimal thermal performance.



REVISION HISTORY

Changes from Original (January 2010) to Revision A	Page
Changed V _{DO(IN-OUT)} , MAX value From: 500 mV To: 520 mV in the Elect Characteristics table	4
 Changed I_{PRE-TERM} MAX value From: 79 µA to 81µA in the Elect Characteristics table 	4
Changed V _{CLAMP(TS)} MIN value From: 1900 mV to 1800 mV in the Elect Characteristics table	5
Changes from Revision A (February 2010) to Revision B	Page
Changed the device number on the front page circuit From: bq24090 To: bq2409x	1
Changed the ORDERING INFORMATION table Marking column From: Product Preview To: bq24092 and bq24093	2
Changes from Revision B (June 2010) to Revision C	Page
Changed all instances of Li-ion To: Li-ion and Li-Pol	1
Changes from Revision C (May 2012) to Revision D	Page
Added bq24095 to the ORDERING INFORMATION table	2
Changed the K _{ISET} entry in the Elect Characteristics table	
Changed bq24090/2 to bq24090/2/5 for TS pin description in Pin Functions table.	
Deleted " Line Regulation" typical characteristics graph	
Changed "Current Regulation Over Temperature" graph to "Load Regulation - bq24095" graph	12
Changes from Revision D (December 2012) to Revision E	Page

Deleted the MARKING column from the ORDERING INFORMATION table, and added table note 1. 2



18-Oct-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24090DGQR	ACTIVE	MSOP- PowerPAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	24090	Samples
BQ24090DGQT	ACTIVE	MSOP- PowerPAD	DGQ	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	24090	Samples
BQ24091DGQR	ACTIVE	MSOP- PowerPAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	24091	Samples
BQ24091DGQT	ACTIVE	MSOP- PowerPAD	DGQ	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	24091	Samples
BQ24092DGQR	ACTIVE	MSOP- PowerPAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	24092	Samples
BQ24092DGQT	ACTIVE	MSOP- PowerPAD	DGQ	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	24092	Samples
BQ24093DGQR	ACTIVE	MSOP- PowerPAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	24093	Samples
BQ24093DGQT	ACTIVE	MSOP- PowerPAD	DGQ	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	24093	Samples
BQ24095DGQR	ACTIVE	MSOP- PowerPAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	0 to 125	24095	Samples
BQ24095DGQT	ACTIVE	MSOP- PowerPAD	DGQ	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	0 to 125	24095	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



18-Oct-2013

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24090DGQR	MSOP- Power PAD	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24090DGQT	MSOP- Power PAD	DGQ	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24090DGQT	MSOP- Power PAD	DGQ	10	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
BQ24091DGQR	MSOP- Power PAD	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24091DGQT	MSOP- Power PAD	DGQ	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24092DGQR	MSOP- Power PAD	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24092DGQT	MSOP- Power PAD	DGQ	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24092DGQT	MSOP-	DGQ	10	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION



www.ti.com

1-Nov-2013

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	Power PAD											
BQ24093DGQR	MSOP- Power PAD	DGQ	10	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
BQ24093DGQR	MSOP- Power PAD	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24093DGQT	MSOP- Power PAD	DGQ	10	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
BQ24093DGQT	MSOP- Power PAD	DGQ	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24095DGQR	MSOP- Power PAD	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
BQ24095DGQT	MSOP- Power PAD	DGQ	10	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
BQ24095DGQT	MSOP- Power PAD	DGQ	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



4

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24090DGQR	MSOP-PowerPAD	DGQ	10	2500	364.0	364.0	27.0
BQ24090DGQT	MSOP-PowerPAD	DGQ	10	250	364.0	364.0	27.0
BQ24090DGQT	MSOP-PowerPAD	DGQ	10	250	203.0	203.0	35.0
BQ24091DGQR	MSOP-PowerPAD	DGQ	10	2500	364.0	364.0	27.0
BQ24091DGQT	MSOP-PowerPAD	DGQ	10	250	364.0	364.0	27.0
BQ24092DGQR	MSOP-PowerPAD	DGQ	10	2500	364.0	364.0	27.0
BQ24092DGQT	MSOP-PowerPAD	DGQ	10	250	364.0	364.0	27.0
BQ24092DGQT	MSOP-PowerPAD	DGQ	10	250	203.0	203.0	35.0
BQ24093DGQR	MSOP-PowerPAD	DGQ	10	2500	346.0	346.0	35.0
BQ24093DGQR	MSOP-PowerPAD	DGQ	10	2500	364.0	364.0	27.0
BQ24093DGQT	MSOP-PowerPAD	DGQ	10	250	203.0	203.0	35.0
BQ24093DGQT	MSOP-PowerPAD	DGQ	10	250	364.0	364.0	27.0
BQ24095DGQR	MSOP-PowerPAD	DGQ	10	2500	364.0	364.0	27.0
BQ24095DGQT	MSOP-PowerPAD	DGQ	10	250	203.0	203.0	35.0
BQ24095DGQT	MSOP-PowerPAD	DGQ	10	250	364.0	364.0	27.0

DGQ (S-PDSO-G10)

PowerPAD[™] PLASTIC SMALL OUTLINE




NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 F. Falls within JEDEC MO-187 variation BA-T.

PowerPAD is a trademark of Texas Instruments.





NOTE: A. All linear dimensions are in millimeters


PowerPAD is a trademark of Texas Instruments



LAND PATTERN DATA

DGQ (S-PDSO-G10)


PowerPAD[™] PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments





NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated