

# Dual 14-Bit 65-MSPS Digital-to-Analog Converter With Integrated Analog Quadrature Modulator

Check for Samples: AFE7070

#### **FEATURES**

- Maximum Sample Rate: 65 MSPS
- Low Power:
  - 325 mW LVDS Output Mode
  - 334 mW Analog Output Mode
- Interleaved CMOS Input, 1.8–3.3 V IOVDD
- Input FIFO for Independent Data and DAC Clocks
- 3- or 4-pin SPI Interface for Register Programming
- Complex NCO (DDS): 32-Bit Frequency, 16-Bit Phase
- Quadrature Modulator Correction: Gain, Phase, Offset for Sideband and LO Suppression
- Analog Baseband Filter With Programmable Bandwidth: 20-MHz Maximum RF Bandwidth
- RF Ouput: Analog (linear) or LVDS (Clock)
- RF Frequency Range: 100 MHz to 2.7 GHz
- Package: 48-Pin QFN (7-mm × 7-mm)

#### APPLICATIONS

- Low-Power, Compact Software-Defined Radios
- Femto- and Pico-Cell BTS
- Clock Frequency Translation

#### DESCRIPTION

The AFE7070 is a dual 14-bit 65-MSPS digital-toanalog converter (DAC) with integrated. programmable fourth-order baseband filter and analog quadrature modulator. The AFE7070 includes additional digital signal-processing features such as a controlled oscillator for numerically generation/translation, and a quadrature modulator correction circuit, providing LO and sideband suppression capability. The AFE7070 interleaved 14-bit 1.8-V to 3.3-V CMOS input. The AFE7070 provides 20 MHz of RF signal bandwidth with an RF output frequency range of 100 MHz to 2.7 GHz. An optional LVDS output can be used to convert the quadrature modulator output to a clock signal up to 800 MHz. Total power consumption is less than 350 mW with the LVDS output and 334 mW with the analog RF output.

The AFE7070 package is a 7-mm × 7mm 48-pin QFN package. The AFE7070 is specified over the full industrial temperature range (-40°C to 85°C).

#### **AVAILABLE OPTIONS**

| T <sub>A</sub> | ORDER CODE    | PACKAGE DRAWING/TYPE              | TRANSPORT MEDIA | QUANTITY |
|----------------|---------------|-----------------------------------|-----------------|----------|
|                | AFE7070IRGZ25 |                                   |                 | 25       |
| –40°C to 85°C  | AFE7070IRGZT  | RGZ / 48QFN quad flatpack no-lead | Tape and reel   | 250      |
|                | AFE7070IRGZR  |                                   |                 | 2500     |




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **BLOCK DIAGRAM**



#### **PIN CONFIGURATION**



Submit Documentation Feedback

Copyright © 2012–2013, Texas Instruments Incorporated



# **PIN FUNCTIONS**

| PIN                 |                            |     | PIN FUNCTIONS   |
|---------------------|----------------------------|-----|---|
| NAME                | NO.                        | 1/0 | DESCRIPTION   |
| MISC/SERIAL         | 140.                       |     |   |
| ALARM_SDO           | 34                         | 0   | CMOS output for ALARM condition, active-low. The ALARM output functionality is defined through the CONFIG7 registers.  Optionally, it can be used as the unidirectional data output in 4-pin serial interface mode (CONFIG3   |
| DECETA              | 0                          |     | sif_4pin = 1). 1.8-V to 3.3-V CMOS, set by IOVDD.   |
| RESETB<br>SCLK      | 8                          | I   | Resets the chip when low. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pullup  Serial interface clock. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pulldown  |
| SDENB               | 30                         | l   |   |
| SDIO                | 31<br>29                   | I/O | Active-low serial data enable, always an input. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pullup  Bidirectional serial data in 3-pin mode (default). In 4-pin interface mode (CONFIG3 sif_4pin), the SDIO pin is an input only. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pulldown                        |
| DATA/CLOCK          | INTERFA                    | CE  |   |
| CLK_IO              | 5                          | I/O | Single-ended input or output CMOS level clock for latching input data. 1.8-V to 3.3-V CMOS, set by IOVDD.   |
| D[13:0]             | 9, 10,<br>14–23,<br>27, 28 | I   | Data bits 0 through 13. D13 is the MSB, D0 is the LSB. For complex data, channel I and channel Q are multiplexed. For NCO phase data, either 14 bits are transferred at the internal sample clock rate, or 8 MSBs and 8 LSBs are interleaved on D[13:6]. 1.8-V to 3.3-V CMOS, set by IOVDD. Internal pulldown |
| DACCLKP,<br>DACCLKN | 1, 2                       | ı   | Differential input clock for DACs.  |
| IQ_FLAG             | 6                          | ı   | When register CONFIG1 iqswap is 0, IQ-FLAG high identifies the DACA sample in dual-input or dual-output clock modes. 1.8-V or 3.3-V CMOS, set by IOVDD. Internal pulldown   |
| SYNC_SLEEP          | 7                          | ı   | Multi-function. Sync signal for signal processing blocks, TX ENABLE or SLEEP function. Selectable via SPI. 1.8-V to 3.3-V CMOS, set by IOVDD.   |
| RF                  | -                          |     |   |
| LO_P, LO_N          | 32, 33                     | I   | Local oscillator input. Can be used differentially or single-ended by terminating the unused input through a capacitor and $50-\Omega$ resistor to GND.   |
| LVDS_P,<br>LVDS_N   | 45, 44                     | 0   | Differential LVDS output  |
| RF_OUT              | 42                         | 0   | Analog RF output  |
| REFERENCE           |                            |     |   |
| ATEST               | 36                         | 0   | Factory use only. Do not connect.   |
| BG_BYP              | 47                         | I   | Reference voltage decoupling – connect 0.1 µF to GND.   |
| TESTMODE            | 35                         | I   | Factory use only. Connect to GND.   |
| POWER               |                            |     |   |
| IOVDD               | 13, 24                     | I   | 1.8-V to 3.3-V supply for CMOS I/Os   |
| CLKVDD18            | 3                          | I   | 1.8 V   |
| DVDD18              | 12, 25                     | I   | 1.8 V   |
| LVDSVDD18           | 46                         | I   | 1.8 V   |
| DACVDD18            | 37, 48                     | I   | 1.8 V   |
| DACVDD33            | 4                          | I   | 3.3 V   |
| MODVDD33            | 38, 39                     | I   | 3.3 V   |
| FUSEVDD18           | 40                         | I   | Connect to 1.8 V to 3.3 V supply (1.8 V is preferred to lower power dissipation).   |
| GND                 | 11, 26,<br>41, 43          | I   | Ground  |



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

|                      |  | VALUE                       |
|----------------------|--|-----------------------------|
| Supply voltage       | DACVDD33, MODVDD33, FUSEVDD18, IOVDD(2)  | –0.5 V to 4 V               |
| range                | DVDD18, CLKVDD18, DACVDD18 <sup>(2)</sup>  | −0.5 V to 2.3 V             |
|                      |  | –0.5 V to 4 V               |
|                      | D[130], IQ FLAG, SYNC_SLEEP, SCLK, SDENB, SDIO, ALARM_SDO, RESETB , CLK_IO, TESTMODE | -0.5 V to IOVDD + 0.5 V     |
| Supply voltage       | DACCLKP, DACCLKN   | -0.5 V to CLKVDD18 + 0.5 V  |
| range <sup>(2)</sup> | LVDS_P, LVDS_N   | -0.5 V to LVDSVDD18 + 0.5 V |
|                      | BG_BYP, ATEST  | -0.5 V to DACVDD33 + 0.5 V  |
|                      | RFOUT, LO_P, LO_N  | -0.5 V to MODVDD33 + 0.5 V  |
| Operating free-air   | temperature range, T <sub>A</sub>  | -40°C to 85°C               |
| Storage temperatu    | re range   | −65°C to 150°C              |

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

Typical values at  $T_A$  = 25°C, full temperature range is  $T_{MIN}$  = -40°C to  $T_{MAX}$  = 85°C, DAC sampling rate = 65 MSPS, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output (unless otherwise noted)

| PARAMETER              |  | TEST CONDITIONS   | MIN  | TYP | MAX  | UNIT |
|------------------------|--|---|------|-----|------|------|
| DC SPECIFICA           | ATIONS   |   |      |     |      |      |
|                        | DAC resolution   |   | 14   |     |      | Bits |
| REFERENCE (            | OUTPUT   |   |      |     |      |      |
|                        | Reference voltage  |   | 1.14 | 1.2 | 1.26 | V    |
| POWER SUPP             | PLY  |   |      |     |      |      |
| IOVDD                  | I/O supply voltage   |   | 1.71 |     | 3.6  | V    |
| DVDD18                 | Digital supply voltage   |   | 1.71 | 1.8 | 1.89 | V    |
| CLKVDD18               | Clock supply voltage   |   | 1.71 | 1.8 | 1.89 | V    |
| DACVDD18               | DAC 1.8-V analog supply voltage                                  |   | 1.71 | 1.8 | 1.89 | V    |
| LVDSVDD18              | LVDS analog supply voltage                                       |   | 1.71 | 1.8 | 1.89 | V    |
| FUSEVDD18              | FUSE analog supply voltage                                       | Connect to 1.8-V supply for lower power                               | 1.71 | 1.8 | 3.6  | V    |
| DACVDD33               | DAC 3.3-V analog supply voltage                                  |   | 3.15 | 3.3 | 3.45 | V    |
| MODVDD33               | Modulator analog supply voltage                                  |   | 3.15 | 3.3 | 3.45 | V    |
| I <sub>IOVDD</sub>     | I/O supply current   |   |      |     |      | mA   |
| I <sub>DVDD18</sub>    | Digital supply current   |   |      | 18  |      | mA   |
| I <sub>CLKVDD18</sub>  | Clock supply current   |   |      |     |      | mA   |
| I <sub>DACVDD18</sub>  | DAC 1.8-V supply current   |   |      |     |      | mA   |
| I <sub>LVDSVDD18</sub> | LVDS output supply current                                       |   |      |     |      | mA   |
| I <sub>FUSEVDD18</sub> | FUSE supply current  |   |      | 21  |      | mA   |
| I <sub>DACVDD33</sub>  | DAC 3.3-V supply current   |   |      |     |      | mA   |
| I <sub>MODVDD33</sub>  | Modulator supply current   |   |      | 68  |      | mA   |
|                        |  | LVDS output: NCO, QMC active, $\rm f_{DAC} = 40~MHz,~IOVDD = 2.5~V$   |      | 337 | 380  | mW   |
|                        | Power dissipation  | Analog output: NCO off, QMC active, $f_{DAC}$ = 65 MHz, IOVDD = 2.5 V |      | 335 | 380  | mW   |
|                        |  | Sleep mode with clock, internal reference on, IOVDD = 2.5 V           |      | 80  |      | mW   |
|                        |  | Sleep mode without clock, internal reference off, IOVDD = 2.5 V       |      | 5   | 25   | mW   |
| POWER SUPP             | PLY vs MODE  | ,   |      |     |      |      |
|                        | 3.3-V supplies (DACVDD33, MODVDD33, IOVDD)                       |   |      | 72  |      | mA   |
|                        | 1.8-V supplies (DVDD18, CLKVDD18, DACVDD18, FUSEVD18, LVDSVDD18) | NCO = 1 MHz, LVDS on, RF out off, no input data, 65 MSPS              |      | 47  |      | mA   |
|                        | Power dissipation  |   |      | 322 |      | mW   |

<sup>(2)</sup> Measured with respect to GND

www.ti.com

# DC ELECTRICAL CHARACTERISTICS (continued)

Typical values at  $T_A = 25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = 85^{\circ}$ C, DAC sampling rate = 65 MSPS, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output (unless otherwise noted)

| PARAMETER   | TEST CONDITIONS   | MIN TYP | MAX | UNIT |
|---|---|---------|-----|------|
| 3.3-V supplies (DACVDD33, MODVDD33, IOVDD)                        |   | 71      |     | mA   |
| 1.8-V supplies (DVDD18, CLKVDD18, DACVDD18, FUSEVDD18, LVDSVDD18) | NCO = 1 MHz, LVDS on, RF out off, no input data, 40 MSPS                        | 32      |     | mA   |
| Power dissipation   |   | 337     |     | mW   |
| 3.3-V supplies (DACVDD33, MODVDD33, IOVDD)                        |   | 102     |     | mA   |
| 1.8-V supplies (DVDD18, CLKVDD18, DACVDD18, FUSEVD18, LVDSVDD18)  | 1 MHz full-scale input, RF out on, LVDS output off, NCO off, QMC on, 65 MSPS    | 36      |     | mA   |
| Power dissipation   |   | 334     |     | mW   |
| 3.3-V supplies (DACVDD33, MODVDD33, IOVDD)                        |   | 101     |     | mA   |
| 1.8-V supplies (DVDD18, CLKVDD18, DACVDD18, FUSEVD18, LVDSVDD18)  | 1 MHz full-scale input, RF out on, LVDS output off, NCO off, QMC off, 32.5 MSPS | 22      |     | mA   |
| Power dissipation   |   | 325     |     | mW   |



## **ELECTRICAL CHARACTERISTICS**

Typical values at  $T_A = 25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = 85^{\circ}$ C, DAC sampling rate = 65 MSPS, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output (unless otherwise noted)

|                       | PARAMETER   | TEST CONDITIONS   | MIN         | TYP  | MAX          | UNIT |
|-----------------------|---|---|-------------|------|--------------|------|
| DIGITAL               | INPUTS (D[13:0], IQ_FLAG, SDI, SCLK, SDENB, RE    | SETB, SYNC_SLEEP, ALARM_SDO, CLK_IO)                          |             |      |              |      |
|                       |   | IOVDD = 3.3 V   | 2.3         |      |              |      |
| $V_{\text{IH}}$       | High-level input voltage                          | IOVDD = 2.5 V   | 1.75        |      |              | V    |
|                       |   | IOVDD = 1.8 V   | 1.25        |      |              |      |
|                       |   | IOVDD = 3.3 V   |             |      | 1            |      |
| $V_{\text{IL}}$       | Low-level input voltage                           | IOVDD = 2.5 V   |             |      | 0.75         | V    |
|                       |   | IOVDD = 1.8 V   |             |      | 0.54         | •    |
| I <sub>IH</sub>       | High-level input current                          | IOVDD = 3.3 V   | -80         |      | 80           | μΑ   |
| I <sub>IL</sub>       | Low-level input current                           | IOVDD = 3.3 V   | -80         |      | 80           | μΑ   |
| C <sub>i</sub>        | Input capacitance                                 |   |             | 5    |              | pF   |
| f <sub>DAC</sub>      | DAC sample rate                                   | Interleaved data, f <sub>DAC</sub> = 1/2 × f <sub>INPUT</sub> | 0           |      | 65           | MSPS |
| f <sub>INPUT</sub>    | Input data rate                                   | Interleaved data, f <sub>INPUT</sub> = 2 × f <sub>DAC</sub>   | 0           |      | 130          | MSPS |
| DIGITAL               | OUTPUTS (ALARM_SDO, SDIO, CLK_IO)                 |   | 1           |      |              |      |
|                       |   | $I_{LOAD} = -100 \mu A$                                       | IOVDD - 0.2 |      |              | V    |
| V <sub>OH</sub>       | High-level output voltage                         | I <sub>LOAD</sub> = -2 mA                                     | 0.8 × IOVDD |      |              | V    |
|                       |   | I <sub>LOAD</sub> = 100 μA                                    |             |      | 0.2          | V    |
| V <sub>OL</sub>       | Low-level output voltage                          | I <sub>LOAD</sub> = 2 mA                                      |             |      | 0.22 × IOVDD | V    |
| CLOCK                 | INPUT (DACCLKP/DACCLKN)                           | -1  |             |      |              |      |
|                       | DACCLKP/N duty cycle                              |   | 40%         |      | 60%          |      |
|                       | DACCLKP/N differential voltage                    |   | 0.4         |      | 1            | V    |
| Timing F              | Parallel Data Input (D[13:0], IQ_FLAG, SYNC_SLEEP | ) – Dual Input Clock Mode                                     |             |      |              |      |
| t <sub>SU</sub>       | Input setup time                                  | Relative to CLK_IO rising edge                                |             | 1    |              | ns   |
| t <sub>H</sub>        | Input hold time                                   | Relative to CLK_IO rising edge                                |             | 1    |              | ns   |
| t <sub>LPH</sub>      | Input clock pulse high time                       |   |             | 3    |              | ns   |
| Timing F              | Parallel Data Input (D[13:0], IQ_FLAG, SYNC_SLEEP | ) – Dual Output Clock Mode                                    |             |      |              |      |
| t <sub>SU</sub>       | Input setup time                                  | Relative to CLK_IO rising edge                                | 1           | 0.2  |              | ns   |
| t <sub>H</sub>        | Input hold time                                   | Relative to CLK_IO rising edge                                | 1           | 0.2  |              | ns   |
| Timing F              | Parallel Data Input (D[13:0], IQ_FLAG, SYNC_SLEEP | ) – Single Differential DDR and SDR Clock Modes               |             |      |              |      |
| t <sub>SU</sub>       | Input setup time                                  | Relative to DACCLKP/N rising edge                             | 0           | -0.8 |              | ns   |
| t <sub>H</sub>        | Input hold time                                   | Relative to DACCLKP/N rising edge                             | 2           | 1    |              | ns   |
| Timing -              | - Serial Data Interface                           |   |             |      |              |      |
| t <sub>S(SDENB)</sub> | Setup time, SDENB to rising edge of SCLK          |   |             | 20   |              | ns   |
| t <sub>S(SDIO)</sub>  | Setup time, SDIO valid to rising edge of SCLK     |   |             | 10   |              | ns   |
| t <sub>H(SDIO)</sub>  | Hold time, SDIO valid to rising edge of SCLK      |   |             | 5    |              | ns   |
| t <sub>SCLK</sub>     | Period of SCLK                                    |   |             | 100  |              | ns   |
| t <sub>SCLKH</sub>    | High time of SCLK                                 |   |             | 40   |              | ns   |
| t <sub>SCLKL</sub>    | Low time of SCLK                                  |   |             | 40   |              | ns   |
| t <sub>D(DATA)</sub>  | Data output delay after falling edge of SCLK      |   |             | 10   |              | ns   |
| . /                   |   | +   |             |      |              |      |



#### **AC ELECTRICAL CHARACTERISTICS**

Typical values at  $T_A$  = 25°C, full temperature range is  $T_{MIN}$  = -40°C to  $T_{MAX}$  = 85°C, DAC sampling rate = 65 MSPS, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output (unless otherwise noted)

|                       | PARAMETER   | TEST CONDITIONS  | MIN | TYP | MAX | UNIT    |
|-----------------------|---|--|-----|-----|-----|---------|
| LO INPU               | т   |  | 11  |     |     |         |
| f <sub>LO</sub>       | LO frequency range                                |  | 0.1 |     | 2.7 | GHz     |
| P <sub>LO_IN</sub>    | LO input power                                    |  | -5  |     | 5   | dBm     |
|                       | LO port return loss                               |  |     | 15  |     |         |
| LVDS OL               | JTPUT   |  | •   |     |     |         |
| f <sub>LVDS_OUT</sub> | LVDS output frequency                             |  | 100 |     | 800 | MHz     |
| INTEGRA               | ATED BASEBAND FILTER                              |  |     |     |     |         |
|                       |   | 2.5 MHz  |     | 1   |     |         |
|                       | Baseband attenuation at setting                   | 5 MHz  |     | 18  |     | -ID     |
|                       | Filtertune = 8 relative to low-frequency signal   | 10 MHz   |     | 42  |     | dB      |
|                       | 3 3   | 20 MHz   |     | 65  |     |         |
|                       |   | 10 MHz   |     | 1   |     |         |
|                       | Baseband attenuation at setting                   | 20 MHz   |     | 18  |     | .ID     |
|                       | Filtertune = 0 relative to low-frequency signal   | 40 MHz   |     | 42  |     | dB      |
|                       | -19.14.   | 55 MHz   |     | 58  |     |         |
|                       | Baseband filter phase linearity                   | RMS phase deviation from linear phase across minimum or maximum cutoff frequency |     | 2   |     | Degrees |
|                       | Baseband filter amplitude ripple                  | Frequency < 0.9 x nominal cutoff frequency                                       |     | 0.5 |     | dB      |
| RF Outpu              | ut Parameters – f <sub>LO</sub> = 100 MHz, Analog | Output   |     |     |     |         |
| P <sub>OUT_FS</sub>   | Full-scale RF output power                        | Full-scale 50-kHz digital sine wave  |     | -1  |     | dBm     |
| IP2                   | Output IP2  | Maximum LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz                           |     | 63  |     | dBm     |
| IP3                   | Output IP3  | Maximum LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz                           |     | 18  |     | dBm     |
|                       | Carrier feedthrough                               | Unadjusted, f <sub>BB</sub> = 50 kHz, full scale                                 |     | 45  |     | dBc     |
|                       | Sideband suppression                              | Unadjusted, f <sub>BB</sub> = 50 kHz, full scale                                 |     | 27  |     | dBc     |
|                       | Output noise floor                                | ≥ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale                            |     | 137 |     | dBc/Hz  |
|                       | Output return loss                                |  |     | 8.5 |     | dB      |
| RF Outpu              | ut Parameters – f <sub>LO</sub> = 450 MHz, Analog | Output   | 1   |     |     |         |
| P <sub>OUT_FS</sub>   | Full-scale RF output power                        | Full-scale 50-kHz digital sine wave  |     | 0.2 |     | dBm     |
| IP2                   | Output IP2  | Max LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz                               |     | 67  |     | dBm     |
| IP3                   | Output IP3  | Max LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz                               |     | 19  |     | dBm     |
|                       | Carrier feedthrough                               | Unadjusted, f <sub>BB</sub> = 50 kHz, full scale                                 |     | 45  |     | dBc     |
|                       | Sideband Suppression                              | Unadjusted, f <sub>BB</sub> = 50 kHz, full scale                                 |     | 38  |     | dBc     |
|                       | Output noise floor                                | ≥ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale                            |     | 143 |     | dBc/Hz  |
|                       | Output return loss                                |  |     | 8.5 |     | dB      |
| RF Outpu              | ut Parameters – f <sub>LO</sub> = 850 MHz, Analog | Output   |     |     |     |         |
| P <sub>OUT_FS</sub>   | Full-scale RF output power                        | Full-scale 50-kHz digital sine wave  |     | 0.3 |     | dBm     |
| IP2                   | Output IP2  | Max LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz                               |     | 64  |     | dBm     |
| IP3                   | Output IP3  | Max LPF BW setting, f <sub>BB</sub> = 4.5, 5.5 MHz                               |     | 19  |     | dBm     |
|                       | Carrier feedthrough                               | Unadjusted, f <sub>BB</sub> = 50 kHz, full scale                                 |     | 41  |     | dBc     |
|                       | Sideband suppression                              | Unadjusted, f <sub>BB</sub> = 50 kHz, full scale                                 |     | 37  |     | dBc     |
|                       | Output noise floor                                | ≥ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale                            |     | 143 |     | dBc/Hz  |
|                       | Output return loss                                | '  |     | 8.5 |     | dB      |
| ACPR                  | Adjacent-channel power ratio                      | 1 WCDMA TM1 signal, PAR = 10 dB,<br>P <sub>OUT</sub> = -10 dBFS                  |     | 65  |     | dBc     |
| , tor it              | Adjacont chamino power ratio                      | 10-MHz LTE, PAR = 10 dB, P <sub>OUT</sub> = -10 dBFS                             |     | 61  |     | dBc     |



# **AC ELECTRICAL CHARACTERISTICS (continued)**

Typical values at  $T_A = 25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = 85^{\circ}$ C, DAC sampling rate = 65 MSPS, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output (unless otherwise noted)

| PARAMETER           |   | TEST CONDITIONS   | MIN   | TYP  | MAX   | UNIT   |
|---------------------|---|---|-------|------|-------|--------|
| ALT1                | Alternate-channel power ratio                   | 1 WCDMA TM1 signal, PAR = 10 dB,<br>P <sub>OUT</sub> = -10 dBFS | 66    |      |       | dBc    |
| RF Outp             | ut Parameters – f <sub>LO</sub> = 2.1 GHz, Anal | og Output   |       |      |       |        |
| P <sub>OUT_FS</sub> | Fullscale RF output power                       |   | -1.5  |      |       | dBm    |
| IP2                 | Output IP2                                      |   |       | 50   |       | dBm    |
| IP3                 | Output IP3                                      |   |       | 19   |       | dBm    |
|                     | Carrier feedthrough                             |   |       | 38   |       | dBc    |
|                     | Sideband suppression                            |   |       | 42   |       | dBc    |
|                     | Output noise floor                              | ≥ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale           |       | 141  |       | dBc/Hz |
|                     | Output return loss                              |   |       | 8.5  |       | dB     |
| ACPR                | Adjacent-channel power ratio                    | 1 WCDMA TM1 signal, PAR = 10 dB,<br>P <sub>OUT</sub> = -10 dBFS |       | 65   |       | dBc    |
|                     |   | 20 MHz LTE, PAR = 10 dB,<br>P <sub>OUT</sub> = - 10 dBFS        |       | 61   |       | dBc    |
| ALT1                | Alternate-channel power ratio                   | 1 WCDMA TM1 signal, PAR = 10 dB,<br>P <sub>OUT</sub> = -10 dBFS |       | 65   |       | dBc    |
| RF Outp             | ut Parameters – f <sub>LO</sub> = 2.7 GHz, Anal | og Output   |       |      | •     |        |
| P <sub>OUT_FS</sub> | Full-scale RF output power                      |   |       | -3.6 |       | dBm    |
| IP2                 | Output IP2                                      |   |       | 48   |       | dBm    |
| IP3                 | Output IP3                                      |   |       | 17   |       | dBm    |
|                     | Carrier feedthrough                             |   |       | 36   |       | dBc    |
|                     | Sideband suppression                            |   |       | 35   |       | dBc    |
|                     | Output noise floor                              | ≥ 30 MHz offset, f <sub>BB</sub> = 50 kHz, full scale           |       | 139  |       | dBc/Hz |
|                     | Output return loss                              |   |       | 8.5  |       | dB     |
| RF Outp             | ut Parameters – f <sub>LO</sub> = 622 MHz, LVD  | OS Output, ÷4   |       |      |       |        |
| $V_{OD}$            | Differential output voltage                     | Assumes a 100-Ω differential load                               | 247   | 350  | 454   | mV     |
| V <sub>OC</sub>     | Common-mode output voltage                      |   | 1.125 | 1.25 | 1.375 | V      |
|                     | Output noise floor                              | ≥ 13 MHz offset, f <sub>BB</sub> = 1 MHz                        |       |      |       |        |
|                     | Carrier feedthrough                             | Unadjusted, f <sub>BB</sub> = 50 kHz, full scale                | 40    |      |       | dBc    |
|                     | Sideband suppression                            | Unadjusted, f <sub>BB</sub> = 50 kHz, full cale                 |       | 40   |       | dBc    |


Submit Documentation Feedback

Product Folder Links: AFE7070



#### TYPICAL PERFORMANCE PLOTS

 $T_A$  = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted






Figure 1. Output Power vs LO Frequency and LO Power

Figure 2. Output Power vs LO Frequency and Temperature




Figure 3. Output Power vs LO Frequency and Supply Voltage




Figure 4. Output Power vs Input Power and LO Frequency




Figure 5. OIP3 vs LO Frequency and LO Power



 $T_A$  = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted




Figure 6. OIP3 vs LO Frequency and Temperature




Figure 7. OIP3 vs LO Frequency and Supply Voltage




Figure 8. OIP2 vs LO Frequency and LO Power




Figure 9. OIP2 vs LO Frequency and Temperature




Figure 10. OIP2 vs LO Frequency and Supply Voltage




Figure 11. Unadjusted Carrier Feethrough vs LO Frequency and LO Power



 $T_A$  = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted




Figure 12. Unadjusted Carrier Feethrough vs LO Frequency and Temperature




Figure 13. Unadjusted Carrier Feethrough vs LO Frequency and Supply Voltage




Figure 14. Adjusted Carrier Feethrough vs LO Frequency and Temperature at 940 MHz




Figure 15. Adjusted Carrier Feethrough vs LO Frequency and Temperature at 1960 MHz




Figure 16. Adjusted Carrier Feethrough vs LO Frequency and Temperature at 2140 MHz




Figure 17. Adjusted Carrier Feethrough vs LO Frequency and Temperature at 2500 MHz

Copyright © 2012–2013, Texas Instruments Incorporated



 $T_A$  = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted




Figure 18. Adjusted Carrier Feethrough vs LO Frequency and Temperature at 3500 MHz




Figure 19. Unadjusted Sideband Suppression vs LO Frequency and LO Power




Figure 20. Unadjusted Sideband Suppression vs LO Frequency and Temperature




Figure 21. Unadjusted Sideband Suppression vs LO Frequency and Supply Voltage




Figure 22. Adjusted Sideband Suppression vs LO Frequency and Temperature at 940 MHz




Figure 23. Adjusted Sideband Suppression vs LO Frequency and Temperature at 1960 MHz



T<sub>A</sub> = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted




Figure 24. Adjusted Sideband Suppression vs LO Frequency and Temperature at 2140 MHz




Figure 25. Adjusted Sideband Suppression vs LO Frequency and Temperature at 2500 MHz




Figure 26. Adjusted Sideband Suppression vs LO Frequency and Temperature at 3500 MHz




Figure 27. WCDMA Adjacent-Channel Power Ratio (ACPR) vs Temperature




Figure 28. WCDMA Adjacent-Channel Power Ratio (Alt-ACPR) vs Temperature




Figure 29. WCDMA Adjacent-Channel Power Ratio (ACPR) vs Supply Voltage

Submit Documentation Feedback Copyright © 2012-2013, Texas Instruments Incorporated



 $T_A$  = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted




Figure 30. WCDMA Adjacent-Channel Power Ratio (Alt-ACPR) vs Supply Voltage




Figure 31. Noise Spectral Density (NSD) vs Input Power and LO Frequency




Figure 32. Noise Spectral Density (NSD) at 6-MHz Offset vs LO Frequency and Supply Voltage




Figure 33. Noise Spectral Density (NSD) at 30-MHz Offset vs LO Frequency and Supply Voltage




Figure 34. Noise Spectral Density (NSD) at 6-MHz Offset vs LO Frequency and Temperature




Figure 35. Noise Spectral Density (NSD) at 30-MHz Offset vs. LO Frequency and Temperature



 $T_A$  = 25°C, DAC sampling rate = 65 MSPS, single-tone IF = 1.1 MHz, two-tone IF = 1 MHz and 2 MHz, DVDD18 = 1.8 V, CLKVDD18 = 1.8 V, DACVDD18 = 1.8 V, FUSEVDD18 = 1.8 V, IOVDD = 3.3 V, DACVDD33 = 3.3 V, MODVDD33 = 3.3 V, analog output, unless otherwise noted




Figure 36. Baseband Filter Response

Product Folder Links: AFE7070

Copyright © 2012-2013, Texas Instruments Incorporated



#### SERIAL INTERFACE

The serial port of the AFE7070 is a flexible serial interface which communicates with industry-standard microprocessors and microcontrollers. The interface provides read/write access to all registers used to define the operating modes of the AFE7070. The serial port is compatible with most synchronous transfer formats and can be configured as a 3- or 4-pin interface by **sif\_4pin** in **CONFIG3** (bit6). In both configurations, **SCLK** is the serial interface input clock and **SDENB** is serial interface enable. For the 3-pin configuration, **SDIO** is a bidirectional pin for both data in and data out. For the 4-pin configuration, **SDIO** is data-in only and **ALARM\_SDO** is data-out only. Data is input into the device with the rising edge of **SCLK**. Data is output from the device on the falling edge of **SCLK**.

Each read/write operation is framed by signal **SDENB** (serial data-enable bar) asserted low for 2 to 5 bytes, depending on the data length to be transferred (1–4 bytes). The first frame byte is the instruction cycle, which identifies the following data transfer cycle as read or write, how many bytes to transfer, and the address to which to transfer the data. Table 1 indicates the function of each bit in the instruction cycle and is followed by a detailed description of each bit. Frame bytes 2 through 5 comprise the data transfer cycle.

Table 1. Instruction Byte of the Serial Interface

|             | MSB |    |    |    |    |    |    | LSB |
|-------------|-----|----|----|----|----|----|----|-----|
| Bit         | 7   | 6  | 5  | 4  | 3  | 2  | 1  | 0   |
| Description | R/W | N1 | N0 | A4 | A3 | A2 | A1 | A0  |

R/W Identifies the following data transfer cycle as a read or write operation. A high indicates a read operation from the AFE7070, and a low indicates a write operation to the AFE7070.

[N1 : N0] Identifies the number of data bytes to be transferred, as listed in Table 2. Data is transferred MSB first.

Table 2. Number of Transferred Bytes Within One Communication Frame

| N1 | N0 | DESCRIPTION      |
|----|----|------------------|
| 0  | 0  | Transfer 1 byte  |
| 0  | 1  | Transfer 2 bytes |
| 1  | 0  | Transfer 3 bytes |
| 1  | 1  | Transfer 4 bytes |

[A4 : A0] Identifies the address of the register to be accessed during the read or write operation. For multibyte transfers, this address is the starting address. Note that the address is written to the AFE7070 MSB first and counts down for each byte.

Figure 37 shows the serial interface timing diagram for an AFE7070 write operation. **SCLK** is the serial interface clock input to AFE7070. Serial data enable **SDENB** is an active-low input to the AFE7070. **SDIO** is serial data in. Input data to the AFE7070 is clocked on the rising edges of **SCLK**.






Figure 37. Serial Interface Write Timing Diagram

Figure 38 shows the serial interface timing diagram for an AFE7070 read operation. **SCLK** is the serial interface clock input to AFE7070. Serial data enable **SDENB** is an active-low input to the AFE7070. **SDIO** is serial data-in during the instruction cycle. In the 3-pin configuration, **SDIO** is data-out from the AFE7070 during the data transfer cycle(s), while **ALARM\_SDO** is in a high-impedance state. In the 4-pin configuration, **ALARM\_SDO** is data-out from the AFE7070 during the data transfer cycle(s). At the end of the data transfer, **ALARM\_SDO** outputs low on the final falling edge of **SCLK** until the rising edge of **SDENB**, when it enters the high-impedance state.




Figure 38. Serial Interface Read Timing Diagram

Product Folder Links: AFE7070



#### **REGISTER DESCRIPTIONS**

In the SIF interface there are three types of registers, NORMAL, READ\_ONLY, and WRITE\_TO\_CLEAR. The NORMAL register type allows data to be written and read from the register. All 8 bits of the data are registered at the same time, but there is no synchronizing with an internal clock. All register writes are asynchronous with respect to internal clocks. READ\_ONLY registers only allow reading of the registers—writing to them has no effect. WRITE\_TO\_CLEAR registers are just like NORMAL registers in that they can be written and read; however, when the internal signals set a bit high in these registers, that bit stays high until it is written to 0. This way, interrupts are captured and constant until dealt with and cleared.

### **Register Map**

| Name     | Address | Default | (MSB)<br>bit 7       | bit 6             | bit 5            | bit 4               | bit 3               | bit 2               | bit 1                | (LSB)<br>bit 0        |  |
|----------|---------|---------|----------------------|-------------------|------------------|---------------------|---------------------|---------------------|----------------------|-----------------------|--|
| CONFIG0  | 0x00    | 0x10    | div2_dacclk_ena      | div2_sync_ena     | clkio_sel        | clkio_out_ena_n     | data_clk_sel        | data_type           | fifo_ena             | sync_lorQ             |  |
| CONFIG1  | 0x01    | 0x10    | twos                 | iqswap            | trim_cl          | k_rc_fltr           | daca_<br>complement | dacb_<br>complement | - lyds clk div       |                       |  |
| CONFIG2  | 0x02    | 0xXX    | Unused               | Unused            | Unused           | Unused              | Unused              | Unused              | Alarm_fifo_<br>2away | Alarm_fifo_1away      |  |
| CONFIG3  | 0x03    | 0x10    | alarm_or_sdo_<br>ena | sif_4pin          | SLEEP            | TXENABLE            | SYNC                | sync_sleep          | _txenable_sel        | msb_out               |  |
| CONFIG4  | 0x04    | 0x0F    | fuse_pd              | mixer_gain        | pd_clkrcvr       | pd_clkrcvr_<br>mask |                     | coars               | se_dac(3:0)          |                       |  |
| CONFIG5  | 0x05    | 0x00    | offset_ena           | qmc_corr_ena      | mixer_ena        |                     |                     | filter_tune(4:0     | )                    |                       |  |
| CONFIG6  | 0x06    | 0x00    | pd_lvds              | pd_rf_out         | pd_dac           | pd_analogout        | pd_lvds_mask        | pd_tf_out_<br>mask  | pd_dac_mask          | pd_analogout_<br>mask |  |
| CONFIG7  | 0x07    | 0x13    | mask_2away           | mask_1away        | fifo_sync_mask   | fifo_offset         | alarm2away_<br>ena  |                     |                      | alarm_1away_<br>ena   |  |
| CONFIG8  | 0x08    | 0x00    |                      |                   |                  | qmc_offseta         | (7:0)               |                     |                      |                       |  |
| CONFIG9  | 0x09    | 0x7A    |                      |                   |                  | qmc_offsetb         | (7:0)               |                     |                      |                       |  |
| CONFIG10 | 0x0A    | 0xB6    |                      | С                 | mc_offseta(12:8) |                     |                     | Unused              | Unused               | Unused                |  |
| CONFIG11 | 0x0B    | 0xEA    |                      | qmc_offsetb(12:8) |                  |                     |                     | Unused              | Unused               | Unused                |  |
| CONFIG12 | 0x0C    | 0x45    |                      |                   |                  | qmc_gaina           | (7:0)               |                     |                      |                       |  |
| CONFIG13 | 0x0D    | 0x1A    |                      |                   |                  | qmc_gainb           | (7:0)               |                     |                      |                       |  |
| CONFIG14 | 0x0E    | 0x16    |                      |                   |                  | qmc_phase           | (7:0)               |                     |                      |                       |  |
| CONFIG15 | 0x0F    | 0xAA    | qmc_pl               | nase(9:8)         |                  | qmc_gaini(10:8)     |                     |                     | qmc_gainq(10         | :8)                   |  |
| CONFIG16 | 0x10    | 0xC6    |                      |                   |                  | freq (7:0           | ))                  |                     |                      |                       |  |
| CONFIG17 | 0x11    | 0x24    |                      |                   |                  | freq (15:           | 8)                  |                     |                      |                       |  |
| CONFIG18 | 0x12    | 0x02    |                      |                   |                  | freq (23:1          | 6)                  |                     |                      |                       |  |
| CONFIG19 | 0x13    | 0x00    |                      |                   |                  | freq (31:2          | (4)                 |                     |                      |                       |  |
| CONFIG20 | 0x14    | 0x00    |                      |                   |                  | phase (7:           | 0)                  |                     |                      |                       |  |
| CONFIG21 | 0x15    | 0x00    |                      |                   |                  | phase (15           | :8)                 |                     |                      |                       |  |
| CONFIG22 | 0x16    | 0x00    |                      |                   |                  | Reserve             | d                   |                     |                      |                       |  |
| CONFIG23 | 0x17    | 0xXX    |                      |                   |                  | Reserve             | d                   |                     |                      |                       |  |
| CONFIG24 | 0x18    | 0xXX    |                      |                   |                  | Reserve             | d                   |                     |                      |                       |  |
| CONFIG25 | 0x19    | 0xXX    |                      |                   |                  | Reserve             | d                   |                     |                      |                       |  |
| CONFIG26 | 0x1A    | 0xXX    |                      |                   |                  | Reserve             | d                   |                     |                      |                       |  |
| CONFIG27 | 0x1B    | 0xXX    |                      |                   |                  | Reserve             | d                   |                     |                      |                       |  |
| CONFIG28 | 0x1C    | 0xXX    |                      |                   |                  | Reserve             | d                   |                     |                      |                       |  |
| CONFIG29 | 0x1D    | 0xXX    |                      |                   |                  | Reserve             | d                   |                     |                      |                       |  |
| CONFIG30 | 0x1E    | 0xXX    |                      |                   |                  | Reserve             | d                   |                     |                      |                       |  |
| CONFIG31 | 0x1F    | 0x82    | titest_voh           | titest_vol        |                  |                     | Versio              | n(5:0)              |                      |                       |  |

Copyright © 2012–2013, Texas Instruments Incorporated Product Folder Links: *AFE7070* 



Register name: CONFIG0; Address: 0x00

BIT 7

| div2_dacclk_ena | div2_sync_ena | clkio_sel | clkio_out_ena_n | data_clk_sel | data_type | fifo_ena | sync_lorQ |
|-----------------|---------------|-----------|-----------------|--------------|-----------|----------|-----------|
| 0               | 0             | 0         | 1               | 0            | 0         | 0        | 0         |

#### **Table 3. Clock Mode Memory Programming**

| Mode                               | div2_dacclk_ena | div2_sync_ena | clkio_sel | clkio_out_ena_n | data_clk_sel |
|------------------------------------|-----------------|---------------|-----------|-----------------|--------------|
| Dual input clock(00)               | 1               | 0             | 1         | 1               | 0            |
| Dual output clock (01)             | 1               | 1             | 0         | 0               | 0            |
| Single differential DDR clock (10) | 0               | 0             | 0         | 1               | 1            |
| Single differential SDR clock (11) | 0               | 0             | 1         | 1               | 1            |

div2\_dacclk\_ena: When set to 1, this enables the divide-by-2 in the DAC clock path. This must be set to 1

when in dual-input clock mode or dual-output clock mode.

div2\_sync\_ena: When set to 1, the divide-by-2 is synchronized with the iq\_flag. It is only useful in the dual-

clock modes when the divide-by-2 is enabled. Care must be take to ensure the input data

and DAC clocks are correctly aligned.

clkio\_sel: This bit is used to determine which clock is used to latch the input data. This should be set

according to Table 3.

clkio out ena n: When set to 0, the clock CLK IO is an output. Depending on the mode, is should be set

according to Table 3.

data\_clk\_sel: This bit is used to determine which clock is used to latch the input data. This should be set

according to Table 3.

data type: When asserted, the phase data is presented at the data interface. The phase data is then

updated with each clock. The phase register then holds the value of the I and Q data to be

used with the mix operation.

fifo\_ena: When asserted, the FIFO is enabled. Used in dual-input clock mode only. In all other

modes, the FIFO is bypassed.

sync\_lorQ: When set to 0, sync is latched on the I phase of the input clock. When set to 1, sync is

Product Folder Links: AFE7070

detected on the Q phase of the clock and is sent to the rest of the chip when the next I

data is presented.

#### SLOS761D - FEBRUARY 2012-REVISED JANUARY 2013



Register name: CONFIG1; Address: 0x01

BIT 7 BIT 0

| twos | iqswap | trim_clk_rc_fltr |   | daca_complement | dacb_complement | lvds_clk_div |   |  |
|------|--------|------------------|---|-----------------|-----------------|--------------|---|--|
| 0    | 0      | 0                | 1 | 0               | 0               | Х            | X |  |

twos: When asserted, the input to the chip is 2s complement, otherwise offset binary.

igswap: When asserted, the DACA data is driven onto DACB and reverse.

trim\_clk\_rc\_fltr: 2 bits to trim the RC filter for LVDS out

daca\_complement: When asserted, the output to DACA is complemented. This allows the user of the chip

effectively to change the + and - designations of the PADs.

dacb\_complement: When asserted, the output to DACB is complemented. This allows the user of the chip

effectively to change the + and - designations of the PADs.

lvds\_clk\_div:

| lvds_clk_div | LVDS Clock Division |
|--------------|---------------------|
| 00           | 2                   |
| 01           | 4                   |
| 10           | 1                   |
| 11           | 1                   |



Register name: CONFIG2; Address: 0x02

Write-to-clear register bits remain asserted once set. Each bit must be written to 0 before another 1 can be captured.

| BIT 7  |        |        |        |        |        |                  |                  |  |
|--------|--------|--------|--------|--------|--------|------------------|------------------|--|
| unused | unused | unused | unused | unused | unused | Alarm_fifo_2away | Alarm_fifo_1away |  |
| 0      | 0      | 0      | 0      | 0      | 0      | 1                | 1                |  |

Alarm\_fifo\_2away: When asserted, the FIFO pointers are 2 away from collision. (WRITE\_TO\_CLEAR)

Alarm\_fifo\_1away: When asserted, the FIFO pointers are 1 away from collision. (WRITE\_TO\_CLEAR)

# Register name: CONFIG3; Address: 0x03 (INTERFACE SELECTION)

| BIT 7            |          |       |          |      |             |              | BIT 0   |
|------------------|----------|-------|----------|------|-------------|--------------|---------|
| alarm_or_sdo_ena | sif_4pin | SLEEP | TXenable | SYNC | sync_sleep_ | txenable_sel | msb_out |
| 0                | 0        | 0     | 1        | 0    | 0           | 0            | 0       |

alarm\_or\_sdo\_e When asserted, the output of the ALARM\_SDO pin is enabled.

na:

sif\_4pin: When asserted, the part is in 4-pin SPI mode. The data-out is output on the ALARM\_SDO

pin. If this bit is not enabled, the alarm signal is output on the ALARM SDO pin.

sleep: When asserted, all blocks programmed to go to sleep in CONFIG4 and CONFIG6 registers

labeled pd\_\*\*\*\_mask are powered down.

TXenable: When 0, the data path is zeroed. When 1, the device transmits.

sync: When written with a 1, the part is synced. To be resynced using the sif register, it must be

reset to 0 by writing a 0 then write a 1 to the sif to sync.

sync\_sleep\_ This is used to define the function of the SYNC\_SLEEP pin. This pin can be used for multiple txenable\_sel: functions, but only one at a time. When it is set to control any one of the functions, all other

functions are controlled by writing their respective sif register bits.

| sync_sleep_txenable<br>_sel | Pin controls              |  |  |  |
|-----------------------------|---------------------------|--|--|--|
| 00                          | All controlled by sif bit |  |  |  |
| 01                          | TXENABLE                  |  |  |  |
| 10                          | SYNC                      |  |  |  |
| 11                          | SLEEP                     |  |  |  |

msb\_out: When set, and alarm\_sdo\_out\_ena is also set, the ALARM\_SDO pin outputs the value of

daca bit 13.

Copyright © 2012-2013, Texas Instruments Incorporated

#### SLOS761D - FEBRUARY 2012-REVISED JANUARY 2013



#### Register name: CONFIG4; Address: 0x04

 BIT 7
 BIT 0

 fuse\_pd
 mixer\_gain
 pd\_clkrcvr
 pd\_clkrcvr\_mask
 coarse\_dac(3:0)

 fuse\_pd
 mixer\_gain
 pd\_clkrcvr
 pd\_clkrcvr\_mask
 coarse\_dac(3:0)

 0
 0
 0
 1
 1
 1
 1

fuse\_pd: When set to 1, the fuses are powered down. This saves approximately 50 µA at 1.8 V for

every intact fuse. The default value is 0.

mixer\_gain: When asserted, the complex mixer output is multiplied by 2. Only applied when the mixer is

enabled ( $mixer_ena = 1$ ).

pd\_clkrcvr: When asserted, the clock receiver is powered down.

pd\_clkrcvr\_mask: When asserted, allows the clock receiver to be powered down with the SYNC\_SLEEP pin or

sleep register bit.

coarse\_dac: DAC full-scale current control

#### Register name: CONFIG5; Address: 0x05

BIT 7 BIT 0

| offset_ena | qmc_corr_ena | mixer_ena |   | filter_tune(4:0) |   |   |   |  |  |
|------------|--------------|-----------|---|------------------|---|---|---|--|--|
| 0          | 0            | 0         | 0 | 0                | 0 | 0 | 0 |  |  |

offset\_ena: When asserted, the qmc offset blk is enabled. qmc corr ena: When asserted, the qmc correction is enabled.

mixer\_ena: When asserted, the complex mix is performed. Otherwise, the mixer is bypassed.

filter tune(4:0): Bits used to change the bandwidth of the analog filters

#### Register name: CONFIG6; Address: 0x06

BIT 7 BIT 0

| pd_lvds | pd_rf_out | pd_dac | pd_analogout | pd_lvds_mask | pd_tf_out_mask | pd_dac_mask | pd_analogout_<br>mask |
|---------|-----------|--------|--------------|--------------|----------------|-------------|-----------------------|
| 0       | 0         | 0      | 1            | 1            | 1              | 0           | 0                     |

pd\_lvds: When asserted, the LVDS output stage is powered down.

pd rf out: When asserted, the RF output stage is powered down.

pd dac: When asserted, DACs are powered down.

pd\_analog\_out: When asserted, the entire analog circuit after the DACs (filters, modulator, LO input, RF

output stage, LVDS output) is powered down.

The following are used to determine what blocks are powered down when the SYNC\_SLEEP pin is used or the sleep register bit is set.

pd\_lvds\_mask: When asserted, allows the LVDS to be powered down pd\_rf\_out\_mask: When asserted, allows the RF output to be powered down pd\_dac\_mask: When asserted, allows the DACs to be powered down



#### Register name: CONFIG7; Address: 0x07

BIT 7 BIT 0

| mask_2away | mask_1away | fifo_sync_mask | f | ifo_offse | t | alarm_2away_ena | alarm_1away_ena |
|------------|------------|----------------|---|-----------|---|-----------------|-----------------|
| 0          | 0          | 0              | 1 | 0         | 0 | 1               | 1               |

mask\_2away: When set to 1, the ALARM\_SDO pin is not asserted when the FIFO pointers are 2 away

from collision. The alarm still shows up in the CONFIG7 bits.

When set to 1, the ALARM SDO pin is not asserted when the FIFO pointers are 1 away mask 1away:

from collision. The alarm still shows up in the CONFIG7 bits.

fifo\_sync\_mask: When set to 1, the sync to the FIFO is masked off. Sync does not then reset the pointers.

If the value is 0, when the sync is toggled the FIFO pointers are reset to the offset values.

fifo\_offset: Used to set the offset pointers in the FIFO. Programs the starting location of the output

> side of the FIFO, allows the output pointer to be shifted from -4 to +3 (2s complement) positions with respect to its default position when synced. The default position for the

output side pointer is 2. The input side pointer defaults to 0.

When asserted, alarms from the FIFO that represent the pointers being 2 away from alarm 2away ena:

collision are enabled.

When asserted, alarms from the FIFO that represent the pointers being 1 away from alarm\_1away\_ena:

collision are enabled.

#### Register name: CONFIG8; Address: 0x08

| BIT 7 |                   |   |   |   |   |   | BIT 0 |  |  |
|-------|-------------------|---|---|---|---|---|-------|--|--|
|       | qmc_offseta (7:0) |   |   |   |   |   |       |  |  |
| 0     | 0                 | 0 | 0 | 0 | 0 | 0 | 0     |  |  |

Bits 7:0 of qmc\_offseta. The complete registers qmc\_offseta[12:0] and qmc\_offsetb[12:0] qmc\_offseta(7:0):

are updated when CONFIG8 is written, so CONFIG9, CONFIG10, and CONFIG11 should

be written before CONFIG8.

#### Register name: CONFIG9; Address: 0x09

| _ | BIT 7 |                   |   |   |   |   |   | BIT 0 |  |  |
|---|-------|-------------------|---|---|---|---|---|-------|--|--|
|   |       | qmc_offsetb (7:0) |   |   |   |   |   |       |  |  |
|   | 0     | 1                 | 1 | 1 | 1 | 0 | 1 | 0     |  |  |

qmc\_offsetb(7:0): Bits 7:0 of qmc\_offsetb. The complete registers qmc\_offseta[12:0] and qmc\_offsetb[12:0]

are updated when CONFIG8 is written, so CONFIG9, CONFIG10, and CONFIG11 should

be written before CONFIG8.

# Register name: CONFIG10; Address: 0x0A

Copyright © 2012-2013, Texas Instruments Incorporated

| BIT 7 |   |                   |        |        |        |   | BIT 0 |
|-------|---|-------------------|--------|--------|--------|---|-------|
|       |   | qmc_offseta(12:8) | Unused | Unused | Unused |   |       |
| 1     | 0 | 1                 | 1      | 0      | 1      | 1 | 0     |

Bits 12:8 of qmc\_offseta. The complete registers qmc\_offseta[12:0] and qmc\_offsetb[12:0] qmc\_offsetb(12:8):

are updated when CONFIG8 is written, so CONFIG9, CONFIG10, and CONFIG11 should

be written before CONFIG8.

#### SLOS761D - FEBRUARY 2012-REVISED JANUARY 2013



#### Register name: CONFIG11; Address: 0x0B

| BIT 7 |   |                   |   |   |        |        | BIT 0  |
|-------|---|-------------------|---|---|--------|--------|--------|
|       |   | qmc_offsetb(12:8) | ) |   | Unused | Unused | Unused |
| 1     | 1 | 1                 | 0 | 1 | 0      | 1      | 0      |

qmc\_offsetb(12:8):

Bits 12:8 of qmc\_offsetb. The complete registers qmc\_offseta[12:0] and qmc\_offsetb[12:0] are updated when CONFIG8 is written, so CONFIG9, CONFIG10, and CONFIG11 should be written before CONFIG8.

#### Register name: CONFIG12; Address: 0x0C

| BIT 7 |   |   |        |   |   |   | BIT 0 |
|-------|---|---|--------|---|---|---|-------|
|       |   |   | qmc_ga |   |   |   |       |
| 0     | 1 | 0 | 0      | 0 | 1 | 0 | 1     |

qmc\_gaina(7:0):

Bits 7:0 of qmc\_gaina. The complete registers qmc\_gaina[10:0], qmc\_gainb[10:0] and qmc\_phase[9:0] are updated when CONFIG12 is written, so CONFIG13, CONFIG14, and CONFIG15 should be written before CONFIG12.

### Register name: CONFIG13; Address: 0x0D

| BIT 7 |   |   |        |           |   |   | BIT 0 |
|-------|---|---|--------|-----------|---|---|-------|
|       |   |   | qmc_ga | inb (7:0) |   |   |       |
| 0     | 0 | 0 | 1      | 1         | 0 | 0 | 0     |

qmc gainb(7:0):

Bits 7:0 of qmc\_gainb. The complete registers qmc\_gaina[10:0], qmc\_gainb[10:0] and qmc\_phase[9:0] are updated when CONFIG12 is written, so CONFIG13, CONFIG14, and CONFIG15 should be written before CONFIG12.

#### Register name: CONFIG14; Address: 0x0E

| BIT 7 |                 |   |   |   |   |   | BIT 0 |  |  |  |
|-------|-----------------|---|---|---|---|---|-------|--|--|--|
|       | qmc_phase (7:0) |   |   |   |   |   |       |  |  |  |
| 0     | 0               | 0 | 1 | 0 | 1 | 1 | 0     |  |  |  |

qmc\_phase(7:0)

Bits 7:0 of qmc\_phase. The complete registers qmc\_gaina[10:0], qmc\_gainb[10:0] and qmc\_phase[9:0] are updated when CONFIG12 is written, so CONFIG13, CONFIG14, and CONFIG15 should be written before CONFIG12.

#### Register name: CONFIG15; Address: 0x0F

| BIT 7 |                                |   |   |   |   |                 | BIT 0 |  |  |
|-------|--------------------------------|---|---|---|---|-----------------|-------|--|--|
| qmc_r | qmc_phase(9:8) qmc_gaina(10:8) |   |   |   |   | qmc_gainb(10:8) |       |  |  |
| 1     | 0                              | 1 | 0 | 1 | 0 | 1               | 0     |  |  |

qmc\_phase(9:8): Bits 9:8 of qmc\_phase value qmc\_gaina(10:8): Bits 9:8 of qmc\_gaina value qmc\_gainb(10:8): Bits 9:8 of qmc\_gainb value

The complete registers qmc\_gaina[10:0], qmc\_gainb[10:0] and qmc\_phase[9:0] are updated when CONFIG12 is written, so CONFIG13, CONFIG14, and CONFIG15 should be written before CONFIG12.

www.ti.com

#### Register name: CONFIG16; Address: 0x10

| BIT 7 |   |   |      |       |   |   | BIT 0 |
|-------|---|---|------|-------|---|---|-------|
|       |   |   | freq | (7:0) |   |   |       |
| 1     | 1 | 0 | 0    | 0     | 1 | 1 | 0     |

freq(7:0): Bits 7:0 of frequency value

Register name: CONFIG17; Address: 0x11

| BIT 7 |             |   |   |   |   |   | BIT 0 |  |  |  |  |
|-------|-------------|---|---|---|---|---|-------|--|--|--|--|
|       | freq (15:8) |   |   |   |   |   |       |  |  |  |  |
| 0     | 0           | 1 | 0 | 0 | 1 | 0 | 0     |  |  |  |  |

freq (15:8): Bits 15:8 of frequency value

### Register name: CONFIG18; Address: 0x12

| BIT 7 |   |   |         |        |   |   | BIT 0 |
|-------|---|---|---------|--------|---|---|-------|
|       |   |   | freq (2 | 23:15) |   |   |       |
| 0     | 0 | 0 | 0       | 0      | 0 | 1 | 0     |

freq (23:15): Bits 23:15 of frequency value

# Register name: CONFIG19; Address: 0x13

| BIT 7 |   |   |        |        |   |   | BIT 0 |
|-------|---|---|--------|--------|---|---|-------|
|       |   |   | freq ( | 31:24) |   |   |       |
| 0     | 0 | 0 | 0      | 0      | 0 | 0 | 0     |

freq (31:24): Bits 31:24 of frequency value

#### Register name: CONFIG20; Address: 0x14

| BIT 7 |             |   |   |   |   |   | BIT 0 |  |  |  |
|-------|-------------|---|---|---|---|---|-------|--|--|--|
|       | phase (7:0) |   |   |   |   |   |       |  |  |  |
| 0     | 0           | 0 | 0 | 0 | 0 | 0 | 0     |  |  |  |

phase (7:0): Bits 7:0 of phase value

### Register name: CONFIG21; Address: 0x15

| BIT 7 |   |   |       |        |   |   | BIT 0 |
|-------|---|---|-------|--------|---|---|-------|
|       |   |   | phase | (15:8) |   |   |       |
| 0     | 0 | 0 | 0     | 0      | 0 | 0 | 0     |

phase (15:8): Bits 15:8 of phase value

## Register name: CONFIG22; Address: 0x16

| BIT 7 |                    |   |   |   |   |   | BIT 0 |  |  |  |
|-------|--------------------|---|---|---|---|---|-------|--|--|--|
|       | ncosync_sleep(7:0) |   |   |   |   |   |       |  |  |  |
| 0     | 0                  | 0 | 0 | 0 | 0 | 0 | 0     |  |  |  |

nco\_sync\_sleep(7:0): Set to 11110000 to use the SYNC\_SLEEP pin to update the NCO frequency value; otherwise, set to 00000000. Note that register sync\_sleep\_txenable\_sel in CONFIG3 must be set to 10 to use the SYNC\_SLEEP pin as a SYNC input.

Copyright © 2012–2013, Texas Instruments Incorporated



| Register name: CO | NFIG23; Address: 0x17 |
|-------------------|-----------------------|
|-------------------|-----------------------|

| BIT 7 |   |   |   |   |   |   | BIT 0 |  |  |  |
|-------|---|---|---|---|---|---|-------|--|--|--|
|       | Reserved – Varies from device to device |   |   |   |   |   |       |  |  |  |
| X     | Х                                       | Х | Х | Х | Х | Х | Х     |  |  |  |

# Register name: CONFIG24; Address: 0x18

| BIT 7 |   |  |  |  |  |  | BIT 0 |  |  |  |
|-------|---|--|--|--|--|--|-------|--|--|--|
|       | reserved – Varies from device to device |  |  |  |  |  |       |  |  |  |
| X     | X                                       |  |  |  |  |  |       |  |  |  |

# Register name: CONFIG25; Address: 0x19

| BIT 7 |   |   |   |   |   |   | BIT 0 |  |  |  |  |
|-------|---|---|---|---|---|---|-------|--|--|--|--|
|       | Reserved – Varies from device to device |   |   |   |   |   |       |  |  |  |  |
| X     | Х                                       | Х | Х | Х | Х | Х | Х     |  |  |  |  |

# Register name: CONFIG26; Address: 0x1A

| BIT 7 |   |   |   |   |   |   | BIT 0 |  |  |  |
|-------|---|---|---|---|---|---|-------|--|--|--|
|       | Reserved – Varies from device to device |   |   |   |   |   |       |  |  |  |
| X     | Х                                       | Х | Х | Х | Х | Х | Х     |  |  |  |

# Register name: CONFIG27; Address: 0x1B

| BIT 7 |   |   |   |   |   |   | BIT 0 |  |  |  |
|-------|---|---|---|---|---|---|-------|--|--|--|
|       | Reserved – Varies from device to device |   |   |   |   |   |       |  |  |  |
| Х     | Х                                       | Х | Х | Х | Х | Х | Х     |  |  |  |

# Register name: CONFIG28; Address: 0x1C

| BIT 7         |   |  |  |  |  |  | BIT 0 |  |  |  |
|---------------|---|--|--|--|--|--|-------|--|--|--|
|               | Reserved – Varies from device to device |  |  |  |  |  |       |  |  |  |
| X X X X X X X |   |  |  |  |  |  |       |  |  |  |

# Register name: CONFIG29; Address: 0x1D

| BIT 7 |   |    |                    |                   |      |   | BIT 0 |
|-------|---|----|--------------------|-------------------|------|---|-------|
|       |   | Re | eserved – Varies f | rom device to dev | rice |   |       |
| Х     | X | Х  | Х                  | Х                 | Х    | Х | Х     |

# Register name: CONFIG30; Address: 0x1E

| BIT 7 |   |  |  |  |  |  | BIT 0 |  |  |  |
|-------|---|--|--|--|--|--|-------|--|--|--|
|       | Reserved – Varies from device to device |  |  |  |  |  |       |  |  |  |
| Х     | X                                       |  |  |  |  |  |       |  |  |  |

# Register name: CONFIG31; Address: 0x1F

| BIT 7      |            |   |              |   |   |   | BIT 0 |  |
|------------|------------|---|--------------|---|---|---|-------|--|
| titest_voh | titest_vol |   | Version(5:0) |   |   |   |       |  |
| 1          | 0          | 0 | 0            | 0 | 0 | 1 | 0     |  |

titest\_voh: Bit held high for sif test purposes titest\_voh: Bit held low for sif test purposes

version: Version of the chip

Submit Documentation Feedback

Product Folder Links: AFE7070



#### **PARALLEL DATA INPUT**

The AFE7070 can input either complex I and Q data interleaved on D[13:0] at a data rate 2x the internal output sample clock frequency, 16-bit NCO phase data interleaved as 8 MSBs and 8 LSBs on pins D[13:6] at a data rate 2x the internal output sample clock frequency, or 14-bit NCO phase data at a data rate 1x the internal output sample clock frequency. These modes are described in detail in the CLOCK MODES section.

#### **CLOCK MODES**

The AFE7070 has four clock modes for providing the DAC sample clock and data latching clocks.

| Clock Mode                    | CLK_IO   | FIFO               | DataLatch | DACCLKFreqRatio   | DataFormat            | Progamming Bits     |
|-------------------------------|----------|--------------------|-----------|---|-----------------------|---------------------|
| Dual-input clock              | Input    | Enabled            | CLK_IO    | 1x or 2x internal sample clock                          | IQ or phase (MSB/LSB) |                     |
| Dual-output clock             | Output   | Disabled           | CLK_IO    | CLK_IO  2x internal sample clock  IQ or phase (MSB/LSB) |                       | See Table 3 in      |
| Single differential DDR clock | Disabled | Disabled           | DACCLK    | 1× internal sample clock                                | IQ or phase (MSB/LSB) | CONFIG0 decription. |
| Single differential SDR clock | Disabled | 1v internal sample |           | 14-bit phase-only                                       |                       |                     |

#### **DUAL-INPUT CLOCK MODE**

In dual-input clock mode, the user provides both a differential DAC clock at pins DACCLKP/N at 2x the internal sample clock frequency and a second single-ended CMOS-level clock at CLK\_IO for latching input data. The DACCLK is divided by 2 internally to provide the internal output sample clock, with the phase determined by the IQ\_FLAG input. The IQ\_FLAG signal can either be a repetitive high/low signal or a single event that is used to reset the clock divider phase and identify the I sample.

CLK\_IO is an SDR clock at the input data rate, or 2x the internal sample-clock frequency. The DAC clock and data clock must be frequency locked, and a FIFO is used internally to absorb the phase difference between the two clock domains. The phase relationship of CLK\_IO and DACCLK can be any phase at the initial sync of the FIFO, and thereafter can move up to ±4 clock cycles before the FIFO input and output pointers overrun and cause data errors. In dual-input clock mode, the latency from input data to output samples is not controlled because the FIFO can introduce a one-clock cycle variation in latency, depending on the exact phase relationship between DACCLK and CLK\_IO.

An external sync must be given on the SYNC\_SLEEP pin to reset/initialize internal signal processing blocks. Because the internal processing blocks process I and Q in parallel, the user can provide the sync signal during either the I or Q input times (or both). Note that the internal sync signal must propagate through the input FIFO, and therefore the latency of the sync updates of the signal processing blocks is not controlled.




Figure 39. Dual-Input Clock Mode

#### **DUAL-OUTPUT CLOCK MODE**

In dual-output clock mode, the user provides a differential DAC clock at pins DACCLKP/N at 2x the internal sample clock frequency. The DACCLK is divided by 2 internally to provide the internal output sample clock, with the phase determined by the IQ\_FLAG input. The IQ\_FLAG signal can either be a repetitive high/low signal or a single event that is used to reset the clock divider phase and identify the I sample.

The AFE7070 outputs a single-ended CMOS-level clock at CLK\_IO for latching input data. CLK\_IO is an SDR clock at the input data rate, or  $2\times$  the internal sample clock frequency. The CLK\_IO clock can be used to drive the input data source (such as digital upconverter) that sends the data to the DAC. Note that the CLK\_IO delay relative to the input DACCLK rising edge ( $t_d$ ) in Figure 40) increases with increasing loads.

An external sync can be given on the SYNC\_SLEEP pin to reset/initialize internal signal processing blocks. Because the internal processing blocks process I and Q in parallel, the user can provide the sync signal during either the I or Q input times (or both).

In the dual-output clock mode, the FIFO is bypassed, so the latency from the data input to the DAC output and the time from sync input to update of the signal processing block are deterministic.






Figure 40. Dual-Output Clock Mode Timing Diagram

#### SINGLE DIFFERENTIAL DDR CLOCK

In single differential DDR clock mode, the user provides a differential clock to DACCLKP/N at the internal output sample clock frequency. The rising and falling edges of DACCLK are used to latch I and Q data, respectively. The internal output sample clock is derived from DACCLKP/N.

An external sync can be given on the SYNC\_SLEEP pin to reset/initialize internal signal processing blocks. Because the internal processing blocks process I and Q in parallel, the user can provide the sync signal during either the I or Q input times (or both).

In the single differential DDR clock mode, the FIFO is bypassed, so the latency from the data input to the DAC output and the time from sync input to update of the signal processing block are deterministic.






Figure 41. Single Clock Mode Timing Diagram

#### SINGLE DIFFERENTIAL SDR CLOCK MODE

In single differential SDR clock mode, the user provides a differential clock to DACCLKP/N at 1x the internal output sample clock frequency. This mode is only used for transferring 14-bit phase data, and therefore only requires one data latching per internal output sample clock. The internal output sample clock is derived from DACCLKP/N.

An external sync can be given on the SYNC\_SLEEP pin to reset/initialize internal signal processing blocks.

In the single differential SDR clock mode, the FIFO is bypassed, so the latency from the data input to the DAC output and the time from sync input to update of the signal processing block are deterministic.






Figure 42. Single Differential SDR Clock Mode

#### FIFO ALARMS

The FIFO only operates when the write and read pointers are positioned properly. If either pointer over- or underruns the other, samples are duplicated or skipped. To prevent this, register CONFIG2 can be used to track two FIFO-related alarms:

- alarm fifo 2away: Occurs when the pointers are within two addresses of each other
- · alarm fifo 1away: Occurs when the pointers are within one address of each other

These two alarm events are generated asynchronously with respect to the clocks and can be accessed through the ALARM\_SDO pin by writing a 1 in register alarm\_or\_sdo\_ena (CONFIG3[7]) and 0 in register sif\_4pin (CONFIG3[6]).

#### **SYNCHRONIZATON**

The AFE7070 has a synchonization input pin, SYNC\_SLEEP, that is sampled by the same clock mode as the input data to initialize signal processing blocks and optionally update NCO frequency and phase values. In the case of dual input clock mode, the sync signal must propagate through the input FIFO, which creates an uncertainty of ±1 clock cycle for the synchronization of the signal processing. In all other clock modes, the FIFO is bypassed; therefore the exact time of the SYNC\_SLEEP input to sync event is deterministic, and multiple devices can be exactly synchronized.

The function of the pin SYNC\_SLEEP is determined by register sync\_sleep\_txenable\_sel in CONFIG3; setting to 10 configures the SYNC\_SLEEP pin as a SYNC input.

#### QUADRATURE MODULATOR CORRECTION (QMC) BLOCK

The quadrature modulator correction (QMC) block provides a means for changing the phase balance of the complex signal to compensate for I and Q imbalance present in an analog quadrature modulator. The block diagram for the QMC block is shown in Figure 43. The QMC block contains three programmable parameters. Registers qmc\_gaina(10:0) and qmc\_gainb(10:0) control the I and Q path gains and are 11-bit values with a range of 0 to approximately 2.0. Register qmc\_phase(9:0) controls the phase imbalance between I and Q and is a 10-bit value with a range of -1/8 to approximately +1/8. LO feedthrough can be minimized by adjusting the DAC offset feature described below.






Figure 43. QMC Gain/Phase Block Diagram

The LO feedthrough can be minimized by adjusting the DAC offset. Registers qmc\_offseta(12:0) and qmc\_offsetb(12:0) control the I and Q path offsets and are 13-bit values with a range of -4096 to 4095. The DAC offset value adds a digital offset to the digital data before digital-to-analog conversion. The qmc\_gaina and qmc\_gainb registers can be used to back off the signal before the offset to prevent saturation when the offset value is added to the digital signal.




Figure 44. QMC Offset Block Diagram

# **NUMERICALLY CONTROLLED OSCILLATOR (NCO)**

The AFE7070 contains a numerically controlled oscillator that can be used as either a data generation source or to provide sin and cos for fully complex mixing with input data. The NCO has a 32-bit frequency register freq(31:0) and a 16-bit phase register phase(15:0). The NCO tuning frequency is programmed in the CONFIG16 through CONFIG19 registers. Phase offset is programmed in the CONFIG20 and CONFIG21 registers. A block diagram of the NCO is shown in Figure 45.






Figure 45. Numerically Controlled Oscillator (NCO)

Synchronization of the NCO occurs by resetting the NCO accumulator to zero, which is described as follows. Frequency word freq in the frequency register is added to the accumulator every clock cycle, f<sub>DAC</sub>. The output frequency of the NCO is

$$f_{NCO} = \frac{freq \times f_{NCO\_CLK}}{2^{32}}$$
 (1)

With a complex input represented by  $I_{IN}(t)$  and  $Q_{IN}(t)$ , the output of FMIX  $I_{OUT}(t)$  and  $Q_{OUT}(t)$  is

$$\begin{split} I_{OUT}(t) &= \left[I_{IN}(t)\cos\left(2\pi\,f_{NCO}t + \delta\,\right) - \,Q_{IN}(t)\sin\left(2\pi\,\,f_{NCO}t + \delta\,\right)\right] \times 2^{(mixer\_gain\,-\,1)} \\ Q_{OUT}(t) &= \left[I_{IN}(t)\sin\left(2\pi\,f_{NCO}t + \delta\,\right) + \,Q_{IN}(t)\cos\left(2\pi\,\,f_{NCO}t + \delta\,\right)\right] \times 2^{(mixer\_gain\,-\,1)} \end{split} \tag{2}$$

where t is the time since the last resetting of the NCO accumulator, δ is the phase offset value, and mixer gain is either 0 or 1.  $\delta$  is given by:

$$\delta = 2\pi \times \text{phase } (15:0)/2^{16}$$
 (3)

When register mixer\_gain is set to 0, the gain through FMIX is sqrt(2)/2 or -3 dB. This loss in signal power is in most cases undesirable, and it is recommended that the gain function of the QMC block be used to increase the signal by 3 dB to compensate. With mixer\_gain = 1, the gain through FMIX is sqrt(2) or 3 dB, which can cause clipping of the signal if I<sub>IN</sub>(t) and Q<sub>IN</sub>(t) are simultaneously near full-scale amplitude and should therefore be used with caution.

There are two methods to change the frequency and phase values in the NCO block.

- 1. Synchronous updating: To update the NCO frequency and phase using the SYNC SLEEP pin, sync sleep txenable sel in the CONFIG3 register must be set to 10 and nco sync sleep in the CONFIG22 register must be set to 11110000 should be written to the CONFIG22 register. With these settings, the frequency and phase register values only update the NCO frequency and phase values the pin SYNC SLEEP is raised, which allows precise control of when the frequency is updated. The accumulator is not reset. There is a six-clock cycle latency from the time when the sync is clocked into the part until the new frequency value is used in the calculation of the accumulator.
- 2. Non-synchronous updating: If the nco\_sync\_sleep register in CONFIG22 is set to 00000000, the frequency register value updates the NCO frequency value when the lowest register bits freq(7:0) in CONFIG16 are written. To assure updating with a complete frequency value, register bits freq(32:8) in CONFIG17, CONFIG18, and CONFIG19 should be written before CONFIG16. Likewise, the phase register value updates the NCO phase value when the lowest register bits phase(7:0) in CONFIG20 are written. To assure updating with a complete phase value, register bits phase(15:8) in CONFIG21 should be written before CONFIG20.

Product Folder Links: AFE7070

Copyright © 2012-2013, Texas Instruments Incorporated



#### **ANALOG OUTPUT MODE**

The AFE7070 has two output modes. The analog output mode includes an an RF buffer amplifier and covers the full frequency range of output frequency listed in the AC Electrical Characteristics table. The RF output should be AC coupled and is intended to drive a  $50-\Omega$  load.

#### LVDS OUTPUT MODE

The AFE7070 provides an output mode where the modulator output is converted from an analog signal by a comparator to a digital LVDS output signal. The RF output frequency in the LVDS output mode is limited to frequencies below the specification listed in the AC Electrical Characteristics table.

The output includes options for frequency division of ÷1, ÷2 and ÷4 (Figure 46), set in register lvds\_clk\_div in CONFIG1.




Figure 46. LVDS Output Option

#### **CMOS DIGITAL INPUTS**

Figure 47 through Figure 50 show schematics of the equivalent CMOS digital inputs and outputs of the AFE7070. All the CMOS digital inputs and outputs are relative to the IOVDD supply, which can vary from 1.8 V to 3.3 V. This facilitates the I/O interface and eliminates the need of level translation. See the specification table for logic thresholds. The pullup and pulldown circuitry is approximately equivalent to  $100 \text{ k}\Omega$ .




Figure 47. CMOS Digital Equivalent Circuit for ALARM\_SDO Output






Figure 48. CMOS Digital Equivalent Circuit for SDIO Bidirectional Input/Output




Figure 49. CMOS Digital Equivalent Circuit for TESTMODE, DATA, SCLK, SYNC\_SLEEP and IQFLAG Inputs






Figure 50. CMOS Digital Equivalent Circuit for RESET and SDENB Inputs

# **REVISION HISTORY**

| Changes from Original (February 2012) to Revision A   | Page |
|---|------|
| Changed the TYPICAL PERFORMANCE PLOTS of the Product Preview data sheet                           | g    |
| Changed the SERIAL INTERFACE of the Product Preview data sheet                                    | 16   |
| Changes from Revision A (July 2012) to Revision B   | Page |
| Changed the device status From: Product Preview To: Production                                    | 1    |
| Changes from Revision B (August 2012) to Revision C   | Page |
| Added AFE7070IRGZ25 to AVAILABLE OPTIONS  | 1    |
| Changes from Revision B (October 2012) to Revision D  | Page |
| • Changed the TYP value of f <sub>LO</sub> = 450 MHz, Analog Output noise floor From: 156 To: 143 | 7    |



# **PACKAGE OPTION ADDENDUM**

18-Oct-2013

#### **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan                   | Lead/Ball Finish    | MSL Peak Temp       | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|---------------------|---------------------|--------------|----------------|---------|
|                  | (1)    |              | Drawing |      | Qty     | (2)                        | (6)                 | (3)                 |              | (4/5)          |         |
| AFE7070IRGZ25    | ACTIVE | VQFN         | RGZ     | 48   | 25      | TBD                        | Call TI             | Call TI             | -40 to 85    |                | Samples |
| AFE7070IRGZR     | ACTIVE | VQFN         | RGZ     | 48   | 2500    | Green (RoHS<br>& no Sb/Br) | CU NIPDAU   Call TI | Level-3-260C-168 HR | -40 to 85    | AFE7070I       | Samples |
| AFE7070IRGZT     | ACTIVE | VQFN         | RGZ     | 48   | 250     | Green (RoHS<br>& no Sb/Br) | CU NIPDAU   Call TI | Level-3-260C-168 HR | -40 to 85    | AFE7070I       | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

18-Oct-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

# TAPE AND REEL INFORMATION





| Α0 | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device       | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| AFE7070IRGZR | VQFN            | RGZ                | 48 | 2500 | 330.0                    | 16.4                     | 7.3        | 7.3        | 1.5        | 12.0       | 16.0      | Q2               |
| AFE7070IRGZT | VQFN            | RGZ                | 48 | 250  | 330.0                    | 16.4                     | 7.3        | 7.3        | 1.5        | 12.0       | 16.0      | Q2               |

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| AFE7070IRGZR | VQFN         | RGZ             | 48   | 2500 | 336.6       | 336.6      | 28.6        |
| AFE7070IRGZT | VQFN         | RGZ             | 48   | 250  | 336.6       | 336.6      | 28.6        |



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.



# RGZ (S-PVQFN-N48)


PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



# RGZ (S-PVQFN-N48)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>