



# **AFE1103**

# HDSL/MDSL ANALOG FRONT END


## **FEATURES**

- **OUNTERPACE**
- T1, E1, AND MDSL OPERATION
- CLOCK SCALEABLE SPEED
- SINGLE CHIP SOLUTION
- +5V ONLY (5V OR 3.3V DIGITAL)
- 250mW POWER DISSIPATION
- 48-PIN SSOP
- -40°C TO +85°C OPERATION
- SECOND SOURCED BY BROOKTREE Bt8921

## **DESCRIPTION**

Burr-Brown's Analog Front End greatly reduces the size and cost of an HDSL or MDSL system by providing all of the active analog circuitry needed to connect the Brooktree Bt8952 HDSL digital signal processor to an external compromise hybrid and a 1:2 HDSL line transformer. All internal filter responses as well as the pulse former output scale with clock frequency—allowing the AFE1103 to operate over a range of bit rates from 196kbps to 1.168Mbps.

Functionally, this unit is separated into a transmit and a receive section. The transmit section generates, filters, and buffers outgoing 2B1Q data. The receive section filters and digitizes the symbol data received on the telephone line and passes it to the Bt8952. The HDSL Analog Interface is a monolithic device fabricated on  $0.6\mu\text{CMOS}$ . It operates on a single +5V supply. It is housed in a 48-pin SSOP package. This unit is second sourced by Brooktree's Bt8921.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

# **SPECIFICATIONS**

Typical at 25°C,  $AV_{DD}$  = +5V,  $DV_{DD}$  = +3.3V,  $f_{tx}$  = 584kHz (E1 rate), unless otherwise specified.

			AFE1103E			
PARAMETER	COMMENTS	MIN	TYP	MAX	UNITS	
RECEIVE CHANNEL						
Number of Inputs	Differential	2				
Input Voltage Range	Balanced Differential <sup>(1)</sup>	-	±3.0		V	
Common-Mode Voltage	1.5V CMV Recommended		+1.5		v	
Input Impedance	All Inputs	C T.	pical Performan	 	V	
	All inputs	See Ty		ice Curves		
Input Capacitance			10		pF	
Input Gain Matching	Line Input vs Hybrid Input		±2		%	
Resolution		14		_	Bits	
Programmable Gain	Four Gains: 0dB, 3.25dB, 6dB, and 9dB	0		9	dB	
Settling Time for Gain Change			6		Symbol	
					Periods	
Gain + Offset Error	Tested at Each Gain Range		5		%FSR(2)	
Output Data Coding			Offset Binary			
Output Data Rate, rxSYNC(3)		98	ĺ	584	kHz	
<u>'</u>		+				
TRANSMIT CHANNEL		1		<u>-</u> ,		
Transmit Symbol Rate, f <sub>tx</sub>		98		584	kHz	
T1 Transmit –3dB Point	Bellcore TA-NWT-3017 Compliant		196		kHz	
T1 Rate Power Spectral Density(4)		See Ty	pical Performan	ice Curves		
E1 Transmit –3dB Point	ETSI RTR/TM-03036 Compliant		292		kHz	
E1 Rate Power Spectral Density(4)	· ·	See Ty	pical Performan	ice Curves		
Transmit Power(4, 5)		13	1	14	dBm	
Pulse Output		1	pical Performan	•		
Common-Mode Voltage, V <sub>CM</sub>		000 17	AV <sub>DD</sub> /2	1	V	
Output Resistance(6)	DC to 1MHz		1		Ω	
<u>'</u>	DC to TWITZ		'		32	
TRANSCEIVER PERFORMANCE						
Uncancelled Echo <sup>(7)</sup>	rxGAIN = 0dB, Loopback Enabled			-67	dB	
	rxGAIN = 0dB, Loopback Disabled			-67	dB	
	rxGAIN = 3.25dB, Loopback Disabled			-69	dB	
	rxGAIN = 6dB, Loopback Disabled			<b>-71</b>	dB	
	rxGAIN = 9dB, Loopback Disabled			-73	dB	
DIGITAL INTERFACE <sup>(6)</sup>						
Logic Levels		1				
$V_{IH}$	I <sub>IH</sub>   < 10μΑ	DV <sub>DD</sub> -1		DV <sub>DD</sub> +0.3	V	
$V_{IL}$	I <sub>IL</sub>   < 10μΑ	-0.3		+0.8	V	
V <sub>OH</sub>	$I_{OH} = -20\mu A$	DV <sub>DD</sub> -0.5			V	
V <sub>OL</sub>	$I_{OL} = 20\mu A$			+0.4	V	
Transmit/Receive Channel Interface						
t <sub>tx1</sub>	txCLK Period	1.7		10.2	μs	
t <sub>tx2</sub>	txCLK Pulse Width	t <sub>tx1</sub> /16		15t <sub>tx1</sub> /16	ns	
				W1 1		
POWER			_		.,	
Analog Power Supply Voltage	Specification	1	5		V	
Analog Power Supply Voltage	Operating Range	4.75	_	5.25	V	
Digital Power Supply Voltage	Specification	1	3.3		V	
Digital Power Supply Voltage	Operating Range	3.15		5.25	V	
Power Dissipation <sup>(4, 5, 8)</sup>	$DV_{DD} = 3.3V$	1	250		mW	
Power Dissipation(4, 5, 8)	$DV_{DD} = 5V$		300		mW	
PSRR	]	60			dB	
		1			-	
TEMPERATURE RANGE Operating <sup>(6)</sup>		1 40		.05	00	
Ineranno(0)	1	-40	1	+85	°C	

NOTES: (1) With a balanced differential signal, the positive input is 180° out of phase with the negative input, therefore the actual voltage swing about the common mode voltage on each pin is ±1.5V to achieve a differential input range of ±3.0V or 6Vp-p. (2) FSR is Full-Scale Range. (3) The output data is available at twice the symbol rate with interpolated values. (4) With a pseudo-random equiprobable sequence of HDSL pulses; 13.5dBm applied to the transformer (27dBm output from txLINE<sub>P</sub> and txLINE<sub>N</sub>). (5) See the Discussion of Specifications section of this data sheet for more information. (6) Guaranteed by design and characterization. (7) Uncancelled Echo is a measure of the total analog errors in the transmitter and receiver sections including the effect of non-linearity and noise. See the Discussion of Specifications section of this data sheet for more information. (8) Power dissipation includes only the power dissipated within the component and does not include power dissipated in the external loads. See the Discussion of Specifications section for more information.




### **PIN DESCRIPTIONS**

PIN#	TYPE	NAME	DESCRIPTION
1	Ground	PGND	Analog Ground for PLL
2	Power	$PV_{DD}$	Analog Supply (+5V) for PLL
3	Input	txCLK	Symbol Clock (QCLK from Bt8952) (392kHz for T1, 584kHz for E1)
4	Input	txDAT <sub>N</sub>	XMITB Line from Bt8952
5	Input	txDAT <sub>P</sub>	XMIT Line from Bt8952
6	Output	rxD0	ADC Output Bit-0 (RCV 2 from Bt8952)
7	Output	rxD1	ADC Output Bit-1 (RCV 3 from Bt8952)
8	Output	rxD2	ADC Output Bit-2 (RCV 4 from Bt8952)
9	Output	rxD3	ADC Output Bit-3 (RCV 5 from Bt8952)
10	Output	rxD4	ADC Output Bit-4 (RCV 6 from Bt8952)
11	Output	rxD5	ADC Output Bit-5 (RCV 7 from Bt8952)
12	Ground	DGND	Digital Ground
13	Power	DV <sub>DD</sub>	Digital Supply (+3.3V to +5V)
14	Output	rxD6	ADC Output Bit-6 (RCV 8 from Bt8952)
15	Output	rxD7	ADC Output Bit-7 (RCV 9 from Bt8952)
16	Output	rxD8	ADC Output Bit-8 (RCV 10 from Bt8952)
17	Output	rxD9	ADC Output Bit-9 (RCV 11 from Bt8952)
18	Output	rxD10	ADC Output Bit-10 (RCV 12 from Bt8952)
19	Output	rxD11	ADC Output Bit-11 (RCV 13 from Bt8952)
20	Output	rxD12	ADC Output Bit-12 (RCV 14 from Bt8952)
21	Output	rxD13	ADC Output Bit-13 (RCV 15 from Bt8952)
22	Ground	DGND	Digital Ground
23	Input	rxSYNC	ADC Sync Signal (RCVCLK from Bt8952) (392kHz for T1, 584kHz for E1)
24	Input	rxGAIN0	Receive Gain Control Bit-0
25	Input	rxGAIN1	Receive Gain Control Bit-1
26	Input	rxLOOP	Loopback Control Signal (loopback is enabled by positive signal)
27	Power	AV <sub>DD</sub>	Analog Supply (+5V)
28	Input	rxHYB <sub>N</sub>	Negative Input from Hybrid Network
29	Input	rxHYB <sub>P</sub>	Positive Input from Hybrid Network
30	Input	rxLINE <sub>N</sub>	Negative Line Input
31	Input	rxLINE <sub>P</sub>	Positive Line Input
32	Ground	AGND	Analog Ground
33	Ground	AGND	Analog Ground
34	Output	REF <sub>₽</sub>	Positive Reference Output, Nominally 3.5V
35	Output	V <sub>CM</sub>	Common-Mode Voltage (buffered), Nominally 2.5V
36	Output	REF <sub>N</sub>	Negative Reference Output, Nominally 1.5V
37	Power	AV <sub>DD</sub>	Analog Supply (+5V)
38	Ground	AGND	Analog Ground
39	Output	txLINE <sub>N</sub>	Transmit Line Output Negative
40	Power	AV <sub>DD</sub>	Analog Supply (+5V)
41	Output	txLINE <sub>P</sub>	Transmit Line Output Positive
42	Ground	AGND	Analog Ground
43	NC	NC	Connection to Ground Recommended
44	NC	NC	Connection to Ground Recommended
45	NC	NC	Connection to Ground Recommended
46	NC	NC	Connection to Ground Recommended
47	Output	PLL <sub>OUT</sub>	PLL Filter Output
48	Input	PLL <sub>IN</sub>	PLL Filter Input

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



### PIN CONFIGURATION



### **ABSOLUTE MAXIMUM RATINGS**

	Analog Inputs: Current±100mA, Momentary
ı	±10mA, Continuous
ı	Voltage AGND -0.3V to AV <sub>DD</sub> +0.3V
ı	Analog Outputs Short Circuit to Ground (+25°C) Continuous
ı	AV <sub>DD</sub> to AGND
ı	PV <sub>DD</sub> to PGND0.3V to 6V
ı	DV <sub>DD</sub> to DGND –0.3V to 6V
ı	PLL <sub>IN</sub> or PLL <sub>OUT</sub> to PGND0.3V to PV <sub>DD</sub> +0.3V
ı	Digital Input Voltage to DGND0.3V to DV <sub>DD</sub> +0.3V
ı	Digital Output Voltage to DGND0.3V to DV <sub>DD</sub> +0.3V
ı	AGND, DGND, PGND Differential Voltage
ı	Junction Temperature (T <sub>J</sub> )+150°C
ı	Storage Temperature Range –40°C to +125°C
ı	Lead Temperature (soldering, 3s) +260°C
ı	Power Dissipation 700mW
1	1

### PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>	TEMPERATURE RANGE
AFE1103E	48-Pin Plastic SSOP	333	-40°C to +85°C

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.




This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


# TYPICAL PERFORMANCE CURVES

# At Output of Pulse Transformer


Typical at 25°C,  $AV_{DD}$  = +5V,  $DV_{DD}$  = +3.3V, unless otherwise specified.



CURVE 1. Upper Bound of Power Spectral Density Measured at the Transformer Output.



CURVE 2. Transmitted Pulse Template and Actual Performance as Measured at the Transformer Output.



CURVE 3. Input Impedance of rxLINE and rxHYB.



# THEORY OF OPERATION

The transmit channel consists of a switched-capacitor pulse forming network followed by a differential line driver. The pulse forming network receives symbol data from the XMIT and XMITB outputs of the Bt8952 and generates a 2B1Q output waveform. The output meets the pulse mask and power spectral density requirements defined in European Telecommunications Standards Institute document RTR/TM-03036 for E1 mode and in sections 6.2.1 and 6.2.2.1 of Bellcore technical advisory TA-NWT-001210 for T1 mode. The differential line driver uses a composite output stage combining class B operation (for high efficiency driving large signals) with class AB operation (to minimize crossover distortion).

The receive channel is designed around a fourth-order delta sigma A/D converter. It includes a difference amplifier designed to be used with an external compromise hybrid for first order analog crosstalk reduction. A programmable gain amplifier with gains of 0dB to +9dB is also included. The delta sigma modulator operating at a 24X oversampling ratio produces 14 bits of resolution at output rates up to 584kHz. The basic functionality of the AFE1103 is illustrated in Figure 1 shown below.

The receive channel operates by summing the two differential inputs, one from the line (rxLINE) and the other from the compromise hybrid (rxHYB). The connection of these two inputs so that the hybrid signal is subtracted from the line signal is described in the paragraph titled "Echo Cancellation in the AFE". The equivalent gain for each input in the difference amp is 1. The resulting signal then passes to a programmable gain amplifier which can be set for gains of 0dB through 9dB. The ADC converts the signal to a 14-bit digital word, rxD13-rxD0.

### **rxLOOP INPUT**

rxLOOP is the loopback control signal. When enabled, the  $rxLINE_P$  and  $rxLINE_N$  inputs are disconnected from the AFE. The  $rxHYB_P$  and  $rxHYB_N$  inputs remain connected. Loopback is enabled by applying a positive signal (Logic 1) to rxLOOP.

### **ECHO CANCELLATION IN THE AFE**

The rxHYB input is designed to be subtracted from the rxLINE input for first order echo cancellation. To accomplish this, note that the rxLINE input is connected to the same polarity signal at the transformer (positive to positive and negative to negative) while the rxHYB input is connected to opposite polarity through the compromise hybrid (negative to positive and positive to negative) as shown in Figure 2.

### **RECEIVE DATA CODING**

The data from the receive channel A/D converter is coded in offset binary.

ANALOG INPUT	OUTPUT CODE (rxD13 - rxD0)				
Positive Full Scale	111111111111				
Negative Full Scale	000000000000				

# RECEIVE CHANNEL PROGRAMMABLE GAIN AMPLIFIER

The gain of the amplifier at the input of the Receive Channel is set by two gain control pins, rxGAIN1 and rxGAIN0. The resulting gain between 0dB and +9dB is shown below.

rxGAIN1	rxGAIN0	GAIN
0	0	0dB
0	1	3.25dB
1	0	6dB
1	1	9dB




FIGURE 1. Functional Block Diagram of AFE1103.






FIGURE 2. Basic Connection Diagram.

### *TXHYB AND TXLINE INPUT ANTI-ALIASING FILTERS*

The -3dB frequency of the input anti-aliasing filter for the rxLINE and rxHYB differential inputs should be about 1MHz. Suggested values for the filter are  $750\Omega$  for each of the two input resistors and 100pF for the capacitor. Together the two  $750\Omega$  resistors and the 100pF capacitor result in -3dB frequency of just over 1MHz. The  $750\Omega$  input resistors will result in a minimal voltage divider loss with the input impedance of the AFE1103.

This circuit applies at both T1 and E1 rates. For slower rates, the antialiasing filters will give best performance with their –3dB frequency approximately equal to the bit rate. For example, a –3dB frequency of 500kHz should be used for a single pair bit rate of 500kbps.

### *rxHYB AND rxLINE INPUT BIAS VOLTAGE*

The transmitter output on the txLINE pins is centered at midscale, 2.5V. But, the rxLINE input signal is centered at 1.5V in the circuit shown in Figure 2 above.

Inside the AFE1103, the rxHYB and rxLINE signals are subtracted as described in the paragraph on echo cancellation above. This means that the rxHYB inputs need to be centered at 1.5V just as the rxLINE signal is centered at 1.5V. REF<sub>N</sub> (Pin 36) is a 1.5V voltage source. The external compromise hybrid must be designed so that the signal into the rxHYB inputs is centered at 1.5V.

### **TIMING DIAGRAM**




FIGURE 3. Timing Diagram.

### **RECEIVE TIMING**

The rxSYNC signal controls portions of the A/D converter's decimation filter and the data output timing of the A/D converter. It is generated at the symbol rate by the user and must be synchronized with txCLK. The leading edge of rxSYNC can occur at the leading edge of txCLK or it can be shifted by the user in increments of 1/16 of a symbol period to one of 15 discrete delay times after the leading edge of txCLK.

The bandwidth of the A/D converter decimation filter is equal to one half of the symbol rate. The A/D converter data output rate is 2X the symbol rate. The specifications of the AFE1103 assume that one A/D converter output is used per symbol period and the other interpolated output is ignored. The Receive Timing Diagram above suggests using the rxSYNC pulse to read the first data output in a symbol period. Either data output may be used. Both data outputs may be used for more flexible post-processing.



# DISCUSSION OF SPECIFICATIONS

### **UNCANCELLED ECHO**

The key measure of transceiver performance is uncancelled echo. This measurement is made as shown in the diagram of Figure 4. The AFE is connected to an output circuit including a typical 1:2 line transformer. The line is simulated by a  $135\Omega$  resistor. Symbol sequences are generated by the tester and applied both to the AFE and to the input of an adaptive filter. The output of the adaptive filter is subtracted from the AFE output to form the uncancelled echo signal. Once the filter taps have converged, the RMS value of the uncancelled echo is calculated. Since there is no far-end signal source or additive line noise, the uncancelled echo contains only noise and linearity errors generated in the transmitter and receiver.

The data sheet value for uncancelled echo is the ratio of the RMS uncancelled echo (referred to the receiver input through the receiver gain) to the nominal transmitted signal (13.5dBm into  $135\Omega$ , or 1.74Vrms). This echo value is measured under a variety of conditions: with loopback enabled (line input disconnected); with loopback disabled under all receiver gain ranges; and with the line shorted ( $S_1$  closed in Figure 4).

### POWER DISSIPATION

Approximately 75% of the power dissipation in the AFE1103 is in the analog circuitry, and this component does not change with clock frequency. However, the power dissipa-

tion in the digital circuitry does decrease with lower clock frequency. In addition, the power dissipation in the digital section is decreased when operating from a smaller supply voltage, such as 3.3V. (The analog supply,  $AV_{DD}$ , must remain in the range 4.75V to 5.25V.)

The power dissipation listed in the specifications section applies under these normal operating conditions: 5V Analog Power Supply; 3.3V Digital Power Supply; standard 13.5dBm delivered to the line; and a pseudo-random equiprobable sequence of HDSL output pulses. The power dissipation specifications includes all power dissipated in the AFE1103, it does not include power dissipated in the external load. The external power is 16.5dBm, 13.5dBm to the line and 13.5dBm to the impedance matching resistors. The external load power of 16.5dBm is 45mW. The typical power dissipation in the AFE1103 under various conditions is shown in Table I

BIT RATE PER AFE1103 (Symbols/sec)	DVDD (V)	TYPICAL POWER DISSIPATION IN THE AFE1103 (mW)
584 (E1)	3.3	250
584 (E1)	5	300
392 (T1)	3.3	240
392 (T1)	5	270
146 (E1/4)	3.3	230
146 (E1/4)	5	245

TABLE I. Typical Power Dissipation.




FIGURE 4. Uncancelled Echo Test Diagram.

# **LAYOUT**

The analog front end of an HDSL system has a number of conflicting requirements. It must accept and deliver digital outputs at fairly high rates of speed, phase-lock to a high-speed digital clock, and convert the line input to a high-precision (14-bit) digital output. Thus, there are really three sections of the AFE1103: the digital section, the phase-locked loop, and the analog section.

The power supply for the digital section of the AFE1103 can range from 3.3V to 5V. This supply should be decoupled to digital ground with a ceramic 0.1 $\mu$ F capacitor placed as close to DGND (pin 12) and DV<sub>DD</sub> (pin 13) as possible. Ideally, both a digital power supply plane and a digital ground plane should run up to and underneath the digital pins of the AFE11103 (pins 3 through 26). However, DV<sub>DD</sub> may be supplied by a wide printed circuit board (PCB) trace. A digital ground plane underneath all digital pins is strongly recommended.

The phase-locked loop is powered from  $PV_{DD}$  (pin 2) and its ground is referenced to PGND (pin 1). Note that  $PV_{DD}$  must be in the 4.75V to 5.25V range. This portion of the AFE1103 should be decoupled with both a  $10\mu F$  Tantalum capacitor and a  $0.1\mu F$  ceramic capacitor. The ceramic capacitor should be placed as close to the AFE1103 as possible. The placement of the Tantalum capacitor is not as critical, but should be close. In each case, the capacitor should be connected between  $PV_{DD}$  and PGND.

In most systems, it will be natural to derive  $PV_{DD}$  from the  $AV_{DD}$  supply. A  $5\Omega$  to  $10\Omega$  resistor should be used to connect  $PV_{DD}$  to the analog supply. This resistor in combination with the  $10\mu F$  capacitor form a lowpass filter—keeping glitches on  $AV_{DD}$  from affecting  $PV_{DD}$ . Ideally,  $PV_{DD}$  would originate from the analog supply (via the resistor) near the power connector for the printed circuit board. Likewise, PGND should connect to a large PCB trace or small ground plane which returns to the power supply connector underneath the  $PV_{DD}$  supply path. The PGND "ground plane" should also extend underneath  $PLL_{IN}$  and  $PLL_{OUT}$  (pins 47 and 48).

The remaining portion of the AFE1103 should be considered analog. All AGND pins should be connected directly to a common analog ground plane and all  $AV_{DD}$  pins should be connected to an analog 5V power plane. Both of these planes should have a low impedance path to the power supply.

Ideally, all ground planes and traces and all power planes and traces should return to the power supply connector before being connected together (if necessary). Each ground and power pair should be routed over each other, should not overlap any portion of another pair, and the pairs should be separated by a distance of at least 0.25 inch (6mm). One exception is that the digital and analog ground planes should be connected together underneath the AFE1103 by a small trace



# PACKAGE OPTION ADDENDUM

www.ti.com 24-Jan-2013

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
AFE1103E	NRND	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		AFE1103E	
AFE1103EG4	NRND	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		AFE1103E	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>