ETR0202_006

Voltage Detectors, Delay Circuit Built-In

GENERAL DESCRIPTION

The XC61F series are highly accurate, low power consumption voltage detectors, manufactured using CMOS and laser trimming technologies. A delay circuit is built-in to each detector.

Detect voltage is extremely accurate with minimal temperature drift.

Both CMOS and N-ch open drain output configurations are available.

Since the delay circuit is built-in, peripherals are unnecessary and high density mounting is possible.

APPLICATIONS

Microprocessor reset circuitry

Memory battery back-up circuits

Power-on reset circuits

Power failure detection

System battery life and charge voltage monitors

Delay circuitry

FEATURES

Highly Accurate : ± 2%

Low Power Consumption : $1.0 \,\mu\,A(TYP.)[VIN=2.0V]$ **Detect Voltage Range** : $1.6V \sim 6.0V$ in 0.1V increments

Operating Voltage Range : 0.7V ~ 10.0V Detect Voltage Temperature Characteristics

: ± 100ppm/ (TYP.)

Built-In Delay Circuit : 1ms ~ 50ms

50ms ~ 200ms 80ms ~ 400ms

Output Configuration : N-ch open drain output or CMOS


Operating Ambient Temperature : 30 ~ +80 **Packages** : SOT-23

SOT-89

TO-92


Environmentally Friendly : EU RoHS Compliant, Pb Free

TYPICAL APPLICATION CIRCUITS




TYPICAL PERFORMANCE CHARACTERISTICS

Release Delay Time vs. Ambient Temperature



^{*} No parts are available with an accuracy of ± 1%

PIN CONFIGURATION



PIN ASSIGNMENT

PIN NUMBER			PIN NAME	FUNCTION
SOT-23	SOT-89	TO-92	FIIN INAIVIL	FUNCTION
3	2	2	V _{IN}	Supply Voltage Input
2	3	3	V _{SS}	Ground
1	1	1	V _{OUT}	Output

PRODUCT CLASSIFICATION

Ordering Information


<u>XC61F</u> - (*1)

DESIGNATOR	ITEM	SYMBOL	DESCRIPTION	
	Output Configuration	С	CMOS output	
	Output Configuration	N	N-ch open drain output	
	Dotoot Voltage	16 ~ 60	e.g. 2.5V 2, 5	
	Detect Voltage	10 ~ 00	e.g. 3.8V 3, 8	
		1	50ms ~ 200ms	
	Release Output Delay	4	80ms ~ 400ms	
		5	1ms ~ 50ms	
	Detect Accuracy	2	Within ± 2.0%	
	Packages (Order Unit)	MR	SOT-23 (3,000/Reel)	
		MR-G	SOT-23 (3,000/Reel)	
		PR	SOT-89 (1,000/Reel)	
(*1)		PR-G	SOT-89 (1,000/Reel)	
		TH	TO-92 Taping Type: Paper type (2,000/Tape)	
		TH-G	TO-92 Taping Type: Paper type (2,000/Tape)	
		TB	TO-92 Taping Type: Bag (500/Bag)	
		TB-G	TO-92 Taping Type: Bag (500/Bag)	


^(*1) The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully RoHS compliant.

BLOCK DIAGRAMS

(1) CMOS output



(2) N-ch open drain output



ABSOLUTE MAXIMUM RATINGS

Ta = 25

PARAMETER		SYMBOL	RATINGS	UNITS
Input Voltage		V _{IN}	V _{SS} -0.3~12.0	V
Output Cur	rent	I _{OUT}	50	mA
	CMOS		V_{SS} -0.3 ~ V_{IN} + 0.3	
Output Voltage	N-ch open drain	V_{OUT}	V _{SS} -0.3 ~ 9	V
	output		V _{SS} -0.3 × 9	
	SOT-23	Pd	250	
Power Dissipation	SOT-89		500	mW
	TO-92		300	
Operating Ambient Temperature		Topr	-30 ~ +80	
Storage Temperature		Tstg	-40 ~ +125	

ELECTRICAL CHARACTERISTICS

Ta = 25

PARA	METER	SYMBOL	CONDITION	ONS	MIN.	TYP.	MAX.	UNITS	CIRCUIT
Detec	t Voltage	VDF			VDF(T) x 0.98	VDF(T)	VDF(T) x 1.02	V	
Hystere	esis Width	VHYS			VDF x 0.02	VDF x 0.05	VDF x 0.08	V	
				VIN = 1.5V	1	0.9	2.6		
				VIN = 2.0V	-	1.0	3.0		
Supply	/ Current	Iss		VIN = 3.0V	-	1.3	3.4	μΑ	
				VIN = 4.0V	-	1.6	3.8		
				VIN = 5.0V	-	2.0	4.2		
Operatii	ng Voltage	Vin	VDF= 1.6V t	o 6.0V	0.7	-	10.0	V	
			N-ch VDS =0.5V	VIN = 1.0V	1.0	2.2	-	mA	
		Іоит		VIN = 2.0V	3.0	7.7	-		
				VIN = 3.0V	5.0	10.1	-		
Outpu	t Current			VIN = 4.0V	6.0	11.5	-		
				VIN = 5.0V	7.0	13.0	-		
			P-ch VDS=2.1V (CMOS Output)	VIN = 8.0V	-	-10.0	-2.0		
Leak	CMOS Output (P-ch)	I _{LEAK}	V _{IN} =V _{DF} x 0.9V	V _{OUT} =0V	-	-0.01	-		
Current	N-ch Open Drain Output	ILEAK	V _{IN} = 10.0V , V _{OUT} =10.0V		-	0.01	0.1	μA	
Temp	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		-	± 100	-	ppm/			
Release Delay Time		tpr				-	200	ms	
	•		Vin changes from 0.6V to 10V		80		400		
(1211 1331 3.01011)					1		50		

Note: The power consumption during power-start to output being stable (release operation) is 2μ A greater than it is after that period (completion of release operation) because of delay circuit through current.

VDF (T): Setting detect voltage value Release Voltage: VDR = VDF + VHYS * Release Delay Time: 1ms to 50ms & 80ms to 400ms versions are also available.

OPERATIONAL EXPLANATION

CMOS output

When a voltage higher than the release voltage (V_{DR}) is applied to the voltage input pin (V_{IN}) , the voltage will gradually fall. When a voltage higher than the detect voltage (V_{DF}) is applied to VIN, output (V_{OUT}) will be equal to the input at VIN

Note that high impedance exists at V_{OUT} with the N-ch open drain output configuration. If the pin is pulled up, V_{OUT} will be equal to the pull up voltage.

When V_{IN} falls below V_{DF} , V_{OUT} will be equal to the ground voltage (V_{SS}) level (detect state). Note that this also applies to N-ch open drain output configurations.

When V_{IN} falls to a level below that of the minimum operating voltage (V_{MIN}) output will become unstable. Because the output pin is generally pulled up with configurations, output will be equal to pull up voltage.

When V_{IN} rises above the V_{SS} level (excepting levels lower than minimum operating voltage), V_{OUT} will be equal to V_{SS} until V_{IN} reaches the V_{DR} level.


Although V_IN will rise to a level higher than V_{DR}, V_{OUT} maintains ground voltage level via the delay circuit.

Following transient delay time, V_{IN} will be output at V_{OUT} . Note that high impedance exists with the N-ch open drain output configuration and that voltage will be dependent on pull up.

Notes

- 1. The difference between V_{DR} and V_{DF} represents the hysteresis range.
- 2. Release delay time (t_{DR}) represents the time it takes for V_{IN} to appear at V_{OUT} once the said voltage has exceeded the V_{DP} level

Timing Chart



DIRECTIONS FOR USE

Notes on Use

- 1. Please use this IC within the stated absolute maximum ratings. For temporary, transitional voltage drop or voltage rising phenomenon, the IC is liable to malfunction should the ratings be exceeded.
- 2. When a resistor is connected between the V_{IN} pin and the power supply with CMOS output configurations, oscillation may occur as a result of voltage drops at R_{IN} if load current (I_{OUT}) exists. It is therefore recommend that no resistor be added. (refer to Oscillation Description (1) below)
- 3. When a resistor is connected between the V_{IN} pin and the power supply with CMOS output configurations, irrespective of N-ch output configurations, oscillation may occur as a result of through current at the time of voltage release even if load current (I_{OUT}) does not exist. (refer to Oscillation Description (2) below)
- 4. If a resistor (R_{IN}) must be used, then please use with as small a level of input impedance as possible in order to control the occurrences of oscillation as described above. Further, please ensure that R_{IN} is less than 10k and that C_{IN} is more than 0.1 μ F, please test with the actual device. However, N-ch open drain output only. (Figure 1).
- 5. With a resistor (R_{IN}) connected between the V_{IN} pin and the power supply, the V_{IN} pin voltage will be getting lower than the power supply voltage as a result of the IC's supply current flowing through the V_{IN} pin.
- 6. Depending on circuit's operation, release delay time of this IC can be widely changed due to upper limits or lower limits of operational ambient temperature.
- 7. Torex places an importance on improving our products and its reliability.

 However, by any possibility, we would request user fail-safe design and post-aging treatment on system or equipment.

Oscillation Description

(1) Oscillation as a result of load current with the CMOS output configuration:

When the voltage applied at power supply, release operations commence and the detector's output voltage increases. Load current (IOUT) will flow through RL. Because a voltage drop (RIN x IOUT) is produced at the RIN resistor, located between the power supply and the VIN pin, the load current will flow via the IC's VIN pin. The voltage drop will also lead to a fall in the voltage level at the VIN pin. When the VIN pin voltage level falls below the detect voltage level, detect operations will commence. Following detect operations, load current flow will cease and since voltage drop at RIN will disappear, the voltage level at the VIN pin will rise and release operations will begin over again.


Oscillation may occur with this " release - detect - release " repetition.

Further, this condition will also appear via means of a similar mechanism during detect operations.

(2) Oscillation as a result of through current:

Since the XC61F series are CMOS ICs, through current will flow when the IC's internal circuit switching operates (during release and detect operations). Consequently, oscillation is liable to occur during release voltage operations as a result of output current which is influenced by this through current (Figure 3).

Since hysteresis exists during detect operations, oscillation is unlikely to occur.






Figure 1. When using an input resistor

DIRECTIONS FOR USE (Continued)

Oscillation Description (Continued)




Figure 2. Oscillation in relation to output current








Figure 3. Oscillation in relation to through current


TEST CIRCUITS












^{*}Not necessary with CMOS output products.

///

TYPICAL PERFORMANCE CHARACTERISTICS



0

0

0.2

0.4

V_{DS} (V)

0.6

8.0

1.0

0.0

0.5

1.0

1.5

V_{DS} (V)

0.0

0.5

1.0

V_{DS} (V)

1.5


2.0


2.5


2.0

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(4) N-ch Driver Output Current vs. V_{DS} (Continues)










(5) N-ch Driver Output Current vs. Input Voltage










(6) P-ch Driver Output Current vs. Input Voltage






(7) Release Delay Time vs. Ambient Temperature








TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(8) Release Delay Time vs. Input Voltage




PACKAGING INFORMATION

SOT-23

2.9±0.2 +0.1 0.4 -0.05 3 2.7 0 0 + 1 0.2 0 -0.1 1.9±0.2


SOT-89



TO-92 TH Type


4.65 *0.35 0.45±0.1 2.5 *0.4 2.5 *0.4 2.5 *0.4 2.5 *0.4


TO-92 TB Type



MARKING RULE

SOT-23, SOT-89





represents integer of detect voltage and output configuration CMOS output (XC61FC series)

MARK	CONFIGURATION	VOLTAGE (V)
Α	CMOS	0.x
В	CMOS	1.x
С	CMOS	2.x
D	CMOS	3.x
E	CMOS	4.x
F	CMOS	5.x
Н	CMOS	6.x

N-ch open drain output (XC61FN series)

MARK	CONFIGURATION	VOLTAGE (V)
IVI/ (I (I (
n.	N-ch	0.x
L	N-ch	1.x
M	N-ch	2.x
N	N-ch	3.x
Р	N-ch	4.x
R N-ch		5.x
S	N-ch	6.x

represents decimal number of detect voltage


represents decimal number of detect voltage						
MARK	VOLTAGE (V)	MARK	VOLTAGE (V)			
0	x.0	5	x.5			
1	x.1	6	x.6			
2	x.2	7	x.7			
3	x.3	8	x.8			
4	x.4	9	x.9			

represents delay time

VOLTAGE (V)	DELAY TIME	
5	50 ~ 200ms	
6	80 ~ 400ms	
7	1 ~ 50ms	

represents assembly lot number (Based on internal standards)

TO-92



represents output configuration

represente emparesentigaration	
MARK	OUTPUT CONFIGURATION
С	CMOS
N	N-ch

represents detect voltage

MA	VOLTAGE (V)		
		VOLIAGE (V)	
3	3	3.3	
5	0	5.0	

represents delay time

MARK	DELAY TIME
1	50ms ~ 200ms
4	80ms ~ 400ms
5	1ms ~ 50ms

represents detect voltage accuracy

represente detest voltage desardoy	
MARK	DETECT VOLTAGE ACCURACY
2	Within <u>+</u> 2%

represents a least significant digit of the production year (ex.)

represents a least eighnount aight of the production year (ex.)	
MARK	PRODUCTION YEAR
3	2003
4	2004

represents production lot number

0 to 9, A to Z repeated (G, I, J, O, Q, W excluded)

- 1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
- 2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet.
- 3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this datasheet.
- 4. The products in this datasheet are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
 - (e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
- Please use the products listed in this datasheet within the specified ranges.
 Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
- 6. We assume no responsibility for damage or loss due to abnormal use.
- 7. All rights reserved. No part of this datasheet may be copied or reproduced without the prior permission of TOREX SEMICONDUCTOR LTD.

TOREX SEMICONDUCTOR LTD.