

SLVSB67A-NOVEMBER 2011-REVISED MARCH 2012

300-mA, Low-I_Q, Low-Dropout Regulator


Check for Samples: TLV70012-Q1

FEATURES

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C3B
- 2% Accuracy
- Low I_Q: 35 μA
- Fixed-Output Voltage Combinations Possible from 1.2 V to 4.8 V
- High PSRR: 68 dB at 1 kHz
- Stable With Effective Capacitance of 0.1 $\mu F^{(1)}$
- Thermal Shutdown and Overcurrent Protection
- Packages: SOT23-5 and 1,5-mm × 1,5-mm SON-6
- ⁽¹⁾ See the *Input and Output Capacitor Requirements* in the Application Information section.

APPLICATIONS

- MP3 Players
- ZigBee[®] Networks
- Bluetooth[®] Devices
- Li-Ion Operated Handheld Products




DESCRIPTION

The TLV700xx-Q1 series of low-dropout (LDO) linear regulators are low quiescent current devices with excellent line and load transient performance. These LDOs are designed for power-sensitive applications. A precision bandgap and error amplifier provides overall 2% accuracy. Low output noise, high powersupply rejection ratio (PSRR), and low-dropout voltage make this series of devices ideal for a wide selection of battery-operated handheld equipment. All device versions have thermal shutdown and current limit for safety.

Furthermore, these devices are stable with an effective output capacitance of only 0.1 μ F. This feature enables the use of cost-effective capacitors that have higher bias voltages and temperature derating. The devices regulate to specified accuracy with no output load.

The TLV700xx-Q1 series of LDO linear regulators are available in SOT23-5 and 1,5mm \times 1,5mm SON-6 packages.

Typical Application Circuit (Fixed-Voltage Versions)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Bluetooth is a registered trademark of Bluetooth SIG. ZigBee is a registered trademark of the ZigBee Alliance.

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

T _A	PACKAGE	ORDERABLE PART NUMBER	TOP SIDE MAKING
		TLV70018QDDCRQ1	DAL
-40°C to 125°C	5 Pin DDC, SOT23 Reel of 3000	TLV70040QDDCRQ1	Preview
		TLV70012QDDCRQ1	SDO

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VALUE	E	UNIT
		MIN	MAX	
	IN	-0.3	+6.0	V
Voltage ⁽²⁾	EN	-0.3	+6.0	V
	OUT	-0.3	+6.0	V
Current (source)	OUT	Interr	ally Limite	ed
Output short-circuit duration		Ir	ndefinite	
Tomporofuro	Operating virtual junction, T _J	-55	+150	°C
Temperature	Storage, T _{stg}	-55	+150	°C
	Human Body Model (HBM) AEC-Q100 Classification Level H2		2	kV
Electrostatic Discharge Rating	Charged Device Model (CDM) AEC-Q100 Classification Level C3B		750	V

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

(2) All voltages are with respect to network ground terminal.

DISSIPATION RATINGS

BOARD	PACKAG E	R _{θJC}	R _{eja}	DERATING FACTOR ABOVE $T_A = 25^{\circ}C$	T _A ≤ 25°C	T _A = 70°C	T _A = 85°C	T _A = 125°C
Low-K ⁽¹⁾	DDC	90°C/W	280°C/W	3.6 mW/°C	360 mW	200 mW	145 mW	51 mW
High-K ⁽²⁾	DDC	90°C/W	200°C/W	5.0 mW/°C	500 mW	275 mW	200 mW	106 mW

(1) The JEDEC low-K (1s) board used to derive this data was a 3-inch × 3-inch, two-layer board with 2-ounce copper traces on top of the board.

(2) The JEDEC high-K (2s2p) board used to derive this data was a 3-inch x 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.



www.ti.com

ELECTRICAL CHARACTERISTICS

At $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2 V (whichever is greater); $I_{OUT} = 10$ mA, $V_{EN} = 0.9$ V, $C_{OUT} = 1.0$ µF, and $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range		2		5.5	V
V _{OUT}	DC output accuracy	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$	-2	0.5	+2	%
$\Delta V_{O} / \Delta V_{IN}$	Line regulation	$V_{OUT(NOM)}$ + 0.5 V \leq V _{IN} \leq 5.5 V, I _{OUT} = 10 mA		1	5	mV
A. \ / A. I	Leed as a defen	0 mA ≤ I _{OUT} ≤ 300 mA, TLV70018-Q1		1	15	
ΔV _O /ΔI _{OUT}	Load regulation	0 mA ≤ I _{OUT} ≤ 300 mA, TLV70012-Q1		1	20	mV
I _{CL}	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$	320	500	860	mA
	Cround his surrent	I _{OUT} = 0 mA		35	55	μA
I _{GND}	Ground pin current	$I_{OUT} = 300 \text{ mA}, V_{IN} = V_{OUT} + 0.5 \text{ V}$		370		μA
I _{SHDN} G		$V_{EN} \le 0.4 \text{ V}, V_{IN} = 2.0 \text{ V}$		400		nA
	Ground pin current (shutdown)	$V_{EN} \le 0.4 \text{ V}, 2.0 \text{ V} \le V_{IN} \le 4.5 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$		1	2	μA
		$V_{EN} \le 0.4 \text{ V}, 2.0 \text{ V} \le V_{IN} \le 4.5 \text{ V}, T_A = +85^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		1	2.5	μA
PSRR	Power-supply rejection ratio	$V_{IN} = 2.3 \text{ V}, V_{OUT} = 1.8 \text{ V},$ $I_{OUT} = 10 \text{ mA}, \text{ f} = 1 \text{ kHz}$		68		dB
V _N	Output noise voltage	BW = 100 Hz to 100 kHz, V _{IN} = 2.3 V, V _{OUT} = 1.8 V, I _{OUT} = 10 mA		48		μV _{RMS}
t _{STR}	Startup time ⁽¹⁾	C _{OUT} = 1.0 μF, I _{OUT} = 300 mA		100		μs
V _{EN(HI)}	Enable pin high (enabled)		0.9		V _{IN}	V
V _{EN(LO)}	Enable pin low (disabled)		0		0.4	V
I _{EN}	Enable pin current	V _{IN} = V _{EN} = 5.5 V		0.04		μA
UVLO	Undervoltage lockout	V _{IN} rising		1.9		V
Ŧ	The second should be an an a first	Shutdown, temperature increasing		+165		°C
T_{SD}	Thermal shutdown temperature	Reset, temperature decreasing		+145		°C
T _A	Operating temperature		-40		+125	°C

(1) Startup time = time from EN assertion to $0.98 \times V_{OUT(NOM)}$.

TEXAS INSTRUMENTS


SLVSB67A-NOVEMBER 2011-REVISED MARCH 2012

www.ti.com



FUNCTIONAL BLOCK DIAGRAMS








4



PIN CONFIGURATIONS



PIN DESCRIPTIONS


PIN NAME	SOT23-5 DBV	DESCRIPTION					
IN	1	Input pin. A small 1-µF ceramic capacitor is recommended from this pin to ground to assure stability and good transient performance. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details.					
GND	2	Ground pin					
EN	3	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode and reduces operating current to 1 μ A, nominal. For TLV70018-Q1P, output voltage is discharged through an internal 120- Ω resistor when device is shut down.					
NC	4	No connection. This pin can be tied to ground to improve thermal dissipation.					
OUT	5	Regulated output voltage pin. A small 1-µF ceramic capacitor is needed from this pin to ground to assure stability. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details.					

TEXAS INSTRUMENTS

www.ti.com

TYPICAL CHARACTERISTICS

Over operating temperature range ($T_J = -40^{\circ}C$ to +125°C), $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2 V, whichever is greater; $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1.0$ µF, unless otherwise noted. Typical values are at $T_J = +25^{\circ}C$.







TLV70018-Q1 V70012-Q1

TYPICAL CHARACTERISTICS (continued)

Over operating temperature range ($T_J = -40^{\circ}C$ to +125°C), $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2 V, whichever is greater; $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1.0$ µF, unless otherwise noted. Typical values are at $T_J = +25^{\circ}C$.





GROUND PIN CURRENT vs LOAD

SLVSB67A-NOVEMBER 2011-REVISED MARCH 2012

GROUND PIN CURRENT vs TEMPERATURE







Figure 11.



SHUTDOWN CURRENT vs INPUT VOLTAGE




POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY




TYPICAL CHARACTERISTICS (continued)

Over operating temperature range ($T_J = -40^{\circ}C$ to +125°C), $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2 V, whichever is greater; $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1.0$ µF, unless otherwise noted. Typical values are at $T_J = +25^{\circ}C$.


POWER-SUPPLY RIPPLE REJECTION vs INPUT VOLTAGE



rigure io.










OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY


EXAS

ISTRUMENTS


www.ti.com











8




TLV70018-Q1 TLV70012-Q1

www.ti.com


TYPICAL CHARACTERISTICS (continued)


Over operating temperature range ($T_J = -40^{\circ}C$ to +125°C), $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2 V, whichever is greater; $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1.0$ µF, unless otherwise noted. Typical values are at $T_J = +25^{\circ}C$.












SLVSB67A-NOVEMBER 2011-REVISED MARCH 2012





TEXAS INSTRUMENTS

www.ti.com

APPLICATION INFORMATION

The TLV70018-Q1 belongs to a new family of nextgeneration value LDO regulators. These devices consume low quiescent current and deliver excellent line and load transient performance. These characteristics, combined with low noise and very good PSRR with little ($V_{IN} - V_{OUT}$) headroom, make this family of devices ideal for portable RF applications. This family of regulators offers current limit and thermal protection, and is specified from -40°C to +125°C.

INPUT AND OUTPUT CAPACITOR REQUIREMENTS

1.0-µF X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

However, the TLV70018-Q1 is designed to be stable with an effective capacitance of 0.1 µF or larger at the output. Thus, the device is stable with capacitors of other dielectric types as well, as long as the effective capacitance under operating bias voltage and temperature is greater than 0.1 µF. This effective capacitance refers to the capacitance that the LDO sees under operating bias voltage and temperature conditions; that is, the capacitance after taking both voltage and temperature derating bias into consideration. In addition to allowing the use of lowercost dielectrics, this capability of being stable with 0.1-µF effective capacitance also enables the use of smaller footprint capacitors that have higher derating in size- and space-constrained applications.

NOTE: Using a $0.1-\mu$ F rated capacitor at the output of the LDO does not ensure stability because the effective capacitance under the specified operating conditions would be less than 0.1 μ F. Maximum ESR should be less than 200 m Ω .

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1- μ F to 1.0- μ F, low ESR capacitor across the IN pin and GND pin of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than 2 Ω , a 0.1- μ F input capacitor may be necessary to ensure stability.

BOARD LAYOUT RECOMMENDATIONS TO

IMPROVE PSRR AND NOISE PERFORMANCE

Input and output capacitors should be placed as close to the device pins as possible. To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for $V_{\rm IN}$ and $V_{\rm OUT}$, with the ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should be connected directly to the GND pin of the device. High ESR capacitors may degrade PSRR performance.

INTERNAL CURRENT LIMIT

The TLV70018-Q1 internal current limit helps to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of the output voltage. In such a case, the output voltage is not regulated, and is $V_{OUT} = I_{LIMIT} \times R_{LOAD}$. The PMOS pass transistor dissipates ($V_{IN} - V_{OUT}$) × I_{LIMIT} until thermal shutdown is triggered and the device turns off. As the device cools, it is turned on by the internal thermal shutdown. See the *Thermal Information* section for more details.

The PMOS pass element in the TLV70018-Q1 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

SHUTDOWN

The enable pin (EN) is active high. The device is enabled when voltage at EN pin goes above 0.9 V. This relatively lower value of voltage required to turn the LDO on can be exploited to power the LDO with a GPIO of recent processors whose GPIO Logic 1 voltage level is lower than traditional microcontrollers. The device is turned off when the EN pin is held at less than 0.4V. When shutdown capability is not required, EN can be connected to the IN pin.

DROPOUT VOLTAGE

The TLV70018-Q1 uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device behaves as a resistor in dropout.



As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OUT})$ approaches dropout. This effect is shown in Figure 15 in the Typical Characteristics section.

TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over-/undershoot magnitude but increases the duration of the transient response.

UNDERVOLTAGE LOCKOUT (UVLO)

The TLV70018-Q1 uses an undervoltage lockout circuit to keep the output shut off until internal circuitry is operating properly.

THERMAL INFORMATION

Thermal protection disables the output when the junction temperature rises to approximately +165°C, allowing the device to cool. When the junction temperature cools to approximately +145°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum.

To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. SLVSB67A-NOVEMBER 2011-REVISED MARCH 2012

The internal protection circuitry of the TLV70018-Q1 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TLV70018-Q1 into thermal shutdown degrades device reliability.

POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air.

Thermal performance data for TLV70018-Q1 were gathered using the TLV700 evaluation module (EVM), a 2-layer board with two ounces of copper per side. The dimensions and layout for the SOT23-5 (DBV) EVM are shown in Figure 25 and Figure 26. Corresponding thermal performance data are given in Table 1. Note that this board has provision for soldering not only the SOT23-5 package on the bottom layer, but also the SC-70 package on the top layer. Corresponding thermal performance data is again given in Table 1. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heatdissipating layers also improves heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current and the voltage drop across the output pass element, as shown in Equation 1.

$$P_{\rm D} = (V_{\rm IN} - V_{\rm OUT}) \times I_{\rm OUT} \tag{1}$$

PACKAGE MOUNTING

Solder pad footprint recommendations for the TLV70018-Q1 are available from the Texas Instruments web site at www.ti.com.

BOARD	PACKAG E	R _{θJC}	R _{θJA}	DERATING FACTOR ABOVE $T_A = 25^{\circ}C$	T _A ≤ 25°C	T _A = 70°C	T _A = 85°C	T _A = 125°C
Low-K ⁽¹⁾	DDC	90°C/W	280°C/W	3.6 mW/°C	360 mW	200 mW	145 mW	51 mW
High-K ⁽²⁾	DDC	90°C/W	200°C/W	5.0 mW/°C	500 mW	275 mW	200 mW	106 mW

Table 1. EVM Dissipation Ratings

(1) The JEDEC low-K (1s) board used to derive this data was a 3-inch x 3-inch, two-layer board with 2-ounce copper traces on top of the board.

(2) The JEDEC high-K (2s2p) board used to derive this data was a 3-inch × 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.








Figure 25. HPA503 EVM Top Layer













Figure 27. DSE EVM Top Layer







PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TLV70012QDDCRQ1	PREVIEW	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TLV70018QDDCRQ1	ACTIVE	SOT	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV70012-Q1, TLV70018-Q1 :

• Catalog: TLV70012, TLV70018





29-Mar-2012

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION


www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV70018QDDCRQ1	SOT	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

27-Mar-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV70018QDDCRQ1	SOT	DDC	5	3000	195.0	200.0	45.0

DDC (R-PDSO-G5)

PLASTIC SMALL-OUTLINE



- A. All linear almensions are in minimeters.B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AB (5 pin).



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
	TI 505 0		

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated