SILICON LABS FACTORY-PROGRAMMABLE ANY-FREQUENCY CMOS **CLOCK GENERATOR + VCXO**

Features

- www.silabs.com/custom-timing Operates from a low-cost, fixed 10-MSOP Generates up to 8 non-integer-related frequency AT-cut, non-pullable frequencies from 8 kHz to 160 MHz crystal: 25 or 27 MHz Separate voltage supply pins: Exact frequency synthesis at each output (0 ppm error) Core VDD: 2.5 V or 3.3 V • Output VDDO: 1.8 V, 2.5 V, or 3.3 V Highly linear VCXO gain (kv) Glitchless frequency changes Excellent PSRR eliminates external Low output period jitter: < 70 ps pp, typ power supply filtering 20-QFN **Configurable Spread Spectrum** Very low power consumption selectable at each output (<40 mA) User-configurable control pins: Available in 2 packages types: • Output Enable (OEB_0/1/2) • 10-MSOP: 3 outputs Power Down (PDN) • 20-QFN (4x4 mm): 8 outputs • Frequency Select (FS_0/1) PCIE Gen 1 compliant Spread Spectrum Enable (SSEN) Supports HCSL compatible swing Supports static phase offset Rise/fall time control **Ordering Information:** Applications See page 20
- HDTV, DVD/Blu-ray, set-top box
- Audio/video equipment, gaming
- Printers, scanners, projectors
- **Residential gateways**
- Networking/communication
- Servers, storage
- XO replacement

Description

The Si5350B combines a clock generator and VCXO function into a single device. A flexible architecture enables this user definable custom timing device to generate any of the specified output frequencies from either the internal PLL or the VCXO. This allows the Si5350B to replace multiple crystals, crystal oscillators, and VCXOs. Custom pin-controlled Si5350B devices can be requested using the ClockBuilder web-based part number utility: www.silabs.com/ClockBuilder.

Functional Block Diagram






TABLE OF CONTENTS

Section

<u>Page</u>

1. Electrical Specifications	4
2. Typical Application	
2.1. Si5350B Replaces Multiple Clocks and XOs	.9
2.2. Applying a Reference Clock at XTAL Input	.9
2.3. HCSL Compatible Outputs1	
3. Functional Description	
4. Configuring the Si5350B1	
4.1. Crystal Inputs (XA, XB)1	
4.2. Output Clocks (CLK0–CLK7)	
4.3. Programmable Control Pins (P0–P3) Options	
4.4. Voltage Control Input (VC)	
4.5. Design Considerations	
5. Pin Descriptions	8
5.1. 20-pin QFN	8
5.2. 10-Pin MSOP	
6. Ordering Information	20
7. Package Outline	21
7.1. 20-pin QFN	
7.2. 10-pin MSOP	
Contact Information	26



1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
Ambient Temperature	T _A		-40	25	85	°C	
Core Supply Voltage	V		3.0	3.3	3.60	V	
	V DD	V _{DD}	2.25	2.5	2.75	V	
Output Buffer Voltage			1.71	1.8	1.89		
	V _{DDOx}		2.25	2.5	2.75	V	
			3.0	3.3	3.60		
Note: All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions.							

Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted. VDD and VDDOx can be operated at independent voltages. Power supply sequencing for VDD and VDDOx requires that all VDDOx be powered up either before or at the same time as VDD.

Table 2. DC Characteristics

 $(V_{DD} = 2.5 \text{ V} \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
		Enabled 3 outputs		20	30	mA	
Core Supply Current*	I _{DD}	Enabled 8 outputs	_	25	40	mA	
		Power Down (PDN = V _{DD})	_	_	50	μA	
Output Buffer Supply Current (Per Output)*	I _{DDOx}	C _L = 5 pF	_	2.2	5.0	mA	
Input Current	I _{P0-P3}	Pins P0, P1, P2, P3 V _{P0-P3} < 3.6 V	_	_	10	μA	
	I _{VC}	VC	_	_	30	μA	
Output Impedance	Z _{OI}	3.3 V VDDO, default high drive	_	50	_	Ω	
*Note: Output clocks less than or equal to 100 MHz.							



Table 3. AC Characteristics

(V_{DD} = 2.5 V ±10%, or 3.3 V ±10%, T_A = -40 to 85°C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VCXO Control Voltage Range	Vc		0	V _{DD} /2	V_{DD}	V
VCXO Gain (configurable)	kv	Vc = 10–90% of V _{DD}	18	—	150	ppm/V
VCXO Control Voltage Linearity	KVL	$Vc = 10-90\%$ of V_{DD}	-5	—	+5	%
VCXO Pull Range (configurable)*	PR	V _{DD} = 3.3 V Vc = 10–90% of V _{DD}	±30	0	±240	ppm
VCXO Modulation Bandwidth			_	10		kHz
Power-Up Time	TRDY	From $V_{DD} = V_{DDmin}$ to valid output clock, $C_L = 5$ pF, $f_{CLKn} > 1$ MHz		2	10	ms
Power-Down Time	T _{PD}	From $V_{DD} = V_{DDmin}$, $C_L = 5 \text{ pF, } f_{CLKn} > 1 \text{ MHz}$	_	5	100	ms
Output Enable Time	T _{OE}	From OEB assertion to valid clock output, C _L = 5 pF, f _{CLKn} > 1 MHz	_	_	10	μs
Output Frequency Transition Time	T _{FREQ}	f _{CLKn} > 1 MHz		_	10	μs
Spread Spectrum Frequency Deviation	SS _{DEV}	Down spread	-0.5	_	-2.5	%
Spread Spectrum Modulation Rate	SS _{MOD}		30	31.5	33	kHz
*Note: Contact Silicon Labs for VCX	O operation a	at 2.5 V.		:		

Table 4. Input Characteristics (V_{DD} = $2.5 \text{ V} \pm 10\%$, or $3.3 \text{ V} \pm 10\%$, T_A = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
VC Input Resistance			100	_	—	kΩ
P0-P3 Input Low Voltage	$V_{IL_{P0-3}}$		-0.1	_	0.3 x V _{DD}	V
P0-P3 Input High Voltage	$V_{IH_{P0-3}}$		$0.7 \mathrm{~x~V_{DD}}$	_	3.60	V



Table 5. Output Characteristics

 $(V_{DD} = 2.5 \text{ V} \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Frequency Range	FCLK		0.008		160	MHz
Load Capacitance	CL	F _{CLK} < 100 MHz	—		15	pF
Duty Cycle	DC	Measured at V _{DD} /2	45	50	55	%
Rise/Fall Time	t _r /t _f	20% - 80%, C _L = 5 pF	—	1	1.5	ns
Output High Voltage	VOH		V _{DD} – 0.6	_	—	V
Output Low Voltage	VOL		—	_	0.6	V
Dariad littar*	JPER	20-QFN, 4 outputs running, 1 per VDDO	_	40	95	no nk nk
Period Jitter*	JFER	10-MSOP or 20-QFN, all outputs running	_	70	140	ps pk-pk
Cycle-to-Cycle Jitter*	JCC	20-QFN, 4 outputs running, 1 per VDDO	_	50	90	ps pk
		10-MSOP or 20-QFN, all outputs running	_	70	130	po pr
Period Jitter, VCXO*	JPER VCXO	20-QFN, 4 outputs running, 1 per VDDO	—	50	95	ps pk-pk
	JFER_VOXO	10-MSOP or 20-QFN, all outputs running	—	70	150	- рзрк-рк
Cycle-to-Cycle Jitter,	JCC_VCXO	20-QFN, 4 outputs running, 1 per VDDO	—	50	90	ps pk
VCXO*	300_0000	10-MSOP or 20-QFN, all outputs running	—	70	140	рэрк
*Note: Measured over 10k cycles. Jitter is highly dependent on device frequency configuration. Specifications represent a "worst case, real world" frequency plan; actual performance may be substantially better. For 3 output 10-MSOP package, measured with clock outputs of 74.25, 24.576, 48 MHz. For 8 output 20-QFN package, measured with clock outputs of 33.33, 74.25, 27, 24.576, 22.5792, 28.322, 125, 48 MHz.						



Table 6. 25 MHz Crystal Requirements^{1,2}

Parameter	Symbol	Min	Тур	Max	Unit
Crystal Frequency	f _{XTAL}	_	25	—	MHz
Load Capacitance	CL	6	—	12	pF
Equivalent Series Resistance	r _{ESR}	—	—	150	Ω
Crystal Max Drive Level	dL	—	—	100	μW

Notes:

 Crystals which require load capacitances of 6, 8, or 10 pF should use the device's internal load capacitance for optimum performance. See register 183 bits 7:6. A crystal with a 12 pF load capacitance requirement should use a combination of the internal 10 pF load capacitors in addition to external 2 pF load capacitors. Adding external 2 pF load capacitors can minimize jitter by 20%.

2. Refer to "AN551: Crystal Selection Guide" for more details.

Table 7. 27 MHz Crystal Requirements^{1,2}

Parameter	Symbol	Min	Тур	Мах	Unit
Crystal Frequency	f _{XTAL}	_	27	_	MHz
Load Capacitance	CL	6	_	12	pF
Equivalent Series Resistance	r _{ESR}	_	_	150	Ω
Crystal Max Drive Level Spec	dL			100	μW

Notes:

 Crystals which require load capacitances of 6, 8, or 10 pF should use the device's internal load capacitance for optimum performance. See register 183 bits 7:6. A crystal with a 12 pF load capacitance requirement should use a combination of the internal 10 pF load capacitors in addition to external 2 pF load capacitors. Adding external 2 pF load capacitors can minimize jitter by 20%.

2. Refer to "AN551: Crystal Selection Guide" for more details.



Table 8. Thermal Conditions

Parameter	Symbol	Test Condition	Package	Value	Unit
Thermal Resistance Junc-	θ	Still Air	10-MSOP	131	°C/W
tion to Ambient	θ_{JA}		20-QFN	51	°C/W
Thermal Resistance Junc-	θ	Still Air	10-MSOP	43	°C/W
tion to Case	θ ^{JC}	Suir Air	20-QFN	16	°C/W

Table 9. Absolute Maximum Ratings


Parameter	Symbol	Test Condition	Value	Unit		
DC Supply Voltage	V _{DD_max}		-0.5 to 3.8	V		
	VIN_P0-3	Pins P0, P1, P2, P3	-0.5 to 3.8	V		
Input Voltage	VIN_VC	VC	-0.5 to (VDD+0.3)	V		
input voltage	VIN_XA/ B	Pins XA, XB	–0.5 to 1.3 V	V		
Temperature Range	TJ		-55 to 150	°C		
Note: Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.						



2. Typical Application

2.1. Si5350B Replaces Multiple Clocks and XOs

The Si5350B is a clock generation device that provides both synchronous and free-running clocks for applications where power, board size, and cost are critical. An application where both free-running and synchronous clocks are required is shown in Figure 1.





2.2. Applying a Reference Clock at XTAL Input

The Si5350B can be driven with a clock signal through the XA input pin.




Figure 2. Si5350B Driven by a Clock Signal



2.3. HCSL Compatible Outputs

The Si5350B can be configured to support HCSL compatible swing when the VDDO of the output pair of interest is set to 2.5 V (i.e., VDDOA must be 2.5 V when using CLK0/1; VDDOB must be 2.5 V for CLK2/3 and so on).

The circuit in the figure below must be applied to each of the two clocks used, and one of the clocks in the pair must also be inverted to generate a differential pair.




Figure 3. Si5350B Output is HCSL Compatible



3. Functional Description

The Si5350B features a high-frequency PLL, a high-frequency VCXO and a high-resolution fractional MultiSynthTM divider on each output. A block diagram of both the 3-output and the 8-output clock generators are shown in Figure 4. Free-running clocks are generated from the on-chip oscillator + PLL, and a separate voltage controlled oscillator (VCXO) is used to generate synchronous clocks. A fixed-frequency non-pullable standard AT-cut crystal provides frequency stability for both the internal oscillator and VCXO. The flexible synthesis architecture of the Si5350B generates up to eight non-integer related frequencies and any combination of free-running and/or synchronous clocks.




Figure 4. Block Diagram of the 3 and 8 Output Si5350B Devices



4. Configuring the Si5350B

The Si5350B is a factory-programmed custom clock generator that is user definable with a simple to use webbased utility (www.silabs.com/ClockBuilder). The ClockBuilder utility provides a simple graphical interface that allows the user to enter input and output frequencies along with other custom features as described in the following sections. All synthesis calculations are automatically performed by ClockBuilder to ensure an optimum configuration. A unique part number is assigned to each custom configuration.

4.1. Crystal Inputs (XA, XB)

The Si5350B uses a fixed-frequency non-pullable standard AT-cut crystal as a reference to synthesize its output clocks and to provide the frequency stability for the VCXO.

4.1.1. Crystal Frequency

The Si5350B can operate using either a 25 MHz or a 27 MHz crystal.

4.1.2. Internal XTAL Load Capacitors

Internal load capacitors (C_L) are provided to eliminate the need for external components when connecting a XTAL to the Si5350B. Options for internal load capacitors are 6, 8, or 10 pF. XTALs with alternate load capacitance requirements are supported using external load capacitors ≤ 2 pF as shown in Figure 5.




Figure 5. External XTAL with Optional Load Capacitors

4.2. Output Clocks (CLK0–CLK7)

The Si5350B is orderable as a 3-output (10-MSOP) or 8-output (20-QFN) clock generator. Output clocks CLK0 to CLK5 can be ordered with two clock frequencies (F1_x, F2_x) which are selectable with the optional frequency select pins (FS0/1). See "4.3.2. Power Down (PDN)" for more details on the operation of the frequency select pins. Each output clock can select its reference either from the PLL or from the VCXO.

4.2.1. Output Clock Frequency

Outputs can be configured at any frequency from 8 kHz up to 112.5 MHz. In addition, the device can generate any frequency up to 160 MHz on two of its outputs.

4.2.2. .Spread Spectrum

Spread spectrum can be enabled on any of the clock outputs that use PLLA as its reference. Spread spectrum is useful for reducing electromagnetic interference (EMI). Enabling spread spectrum on an output clock modulates its frequency, which effectively reduces the overall amplitude of its radiated energy. Note that spread spectrum is not available on clocks synchronized to PLLB or to the VCXO.

The Si5350B supports several levels of spread spectrum allowing the designer to choose an ideal compromise between system performance and EMI compliance. An optional spread spectrum enable pin (SSEN) is configurable to enable or disable the spread spectrum feature. See "4.3.1. Spread Spectrum Enable (SSEN)" for details.






Figure 6. Available Spread Spectrum Profiles

4.2.3. Invert/Non-Invert

By default, each of the output clocks are generated in phase (non-inverted) with respect to each other. An option to invert any of the clock outputs is also available.

4.2.4. Output State When Disabled

There are up to three output enable pins configurable on the Si5350B as described in "4.3.4. Output Enable (OEB_0, OEB_1, OEB_2)". The output state when disabled for each of the outputs is configurable as one of the following: disable low, disable high, or disable in high-impedance.

4.2.5. Powering Down Unused Outputs

Unused clock outputs can be completely powered down to conserve power.

4.3. Programmable Control Pins (P0-P3) Options

Up to four programmable control pins (P0-P3) are configurable allowing direct pin control of the following features:

4.3.1. Spread Spectrum Enable (SSEN)

An optional control pin allows disabling the spread spectrum feature for all outputs that were configured with spread spectrum enabled. Hold SSEN low to disable spread spectrum. The SSEN pin provides a convenient method of evaluating the effect of using spread spectrum clocks during EMI compliance testing.

4.3.2. Power Down (PDN)

An optional power down control pin allows a full shutdown of the Si5350B to minimize power consumption when its output clocks are not being used. The Si5350B is in normal operation when the PDN pin is held low and is in power down mode when held high. Power consumption when the device is in power down mode is indicated in Table 2 on page 4.

4.3.3. Frequency Select (FS_0, FS_1)

The Si5350B offers the option of configuring up to two frequencies per clock output (CLK0-CLK5) for either freerunning or synchronous clocks. This is a useful feature for applications that need to support more than one freerunning or synchronous clock rate on the same output. An example of this is shown in Figure 7. The FS pins select which frequency is generated from the clock output. In this example FS0 selects the output frequency on CLK0, and FS1 selects the frequency on CLK1.






Figure 7. Example of Generating Two Clock Frequencies from the Same Clock Output

Up to two frequency select pins are available on the Si5350B. Each of the frequency select pins can be linked to any of the clock outputs as shown in Figure 8. For example, FS_0 can be linked to control clock frequency selection on CLK0, CLK3, and CLK5; FS_1 can be used to control clock frequency selection on CLK1, CLK2, and CLK4. Any other combination is also possible.

The Si5350B uses control circuitry to ensure that frequency changes are glitchless. This ensures that the clock always completes its last cycle before starting a new clock cycle of a different frequency.




Figure 8. Example Configuration of a Pin-Controlled Frequency Select (FS)



4.3.4. Output Enable (OEB_0, OEB_1, OEB_2)

Up to three output enable pins (OEB_0/1/2) are available on the Si5350B. Similar to the FS pins, each OEB pin can be linked to any of the output clocks. In the example shown in Figure 9, OEB_0 is linked to control CLK0, CLK3, and CLK5; OEB_1 is linked to control CLK6 and CLK7, and OEB_2 is linked to control CLK1, CLK2, CLK4, and CLK5. Any other combination is also possible. If more than one OEB pin is linked to the same CLK output, the pin forcing a disable state will be dominant. Clock outputs are enabled when the OEB pin is held low.

The output enable control circuitry ensures glitchless operation by starting the output clock cycle on the first leading edge after OEB is asserted (OEB = low). When OEB is released (OEB = high), the clock is allowed to complete its full clock cycle before going into a disabled state. This is shown in Figure 9. When disabled, the output state is configurable as disabled high, disabled low, or disabled in high-impedance.




Figure 9. Example Configuration of a Pin-Controlled Output Enable



4.4. Voltage Control Input (VC)

The VCXO architecture of the Si5350B eliminates the need for an external pullable crystal. Only a standard, low-cost, fixed-frequency (25 or 27 MHz) AT-cut crystal is required.

The tuning range of the VCXO is configurable allowing for a wide variety of applications. Key advantages of the VCXO design in the Si5350B include high linearity, a wide operating range (linear from 10 to 90% of VDD), and reliable startup and operation. Refer to Table 3 on page 5 for VCXO specification details.

A unique feature of the Si5350B is its ability to generate multiple output frequencies controlled by the same control voltage applied to the VC pin. This replaces multiple PLLs or VCXOs that would normally be locked to the same reference. An example is illustrated in Figure 10.




Figure 10. Using the Si5350B as a Multi-Output VCXO

4.4.1. Control Voltage Gain (kV)

The voltage level on the VC pin directly controls the output frequency. The rate of change in output clock frequency (kv) is configurable from 18 ppm/V up to 150 ppm/V. This allows a configurable pull range from ± 30 ppm to ± 150 ppm @ V_{DD} = 3.3 V as shown in Figure 11. Consult the factory for other pull range values.

A key advantage of the VCXO design in the Si5350B is its highly linear tuning range. This allows better control of PLL stability and jitter performance over the entire control voltage range.




Figure 11. User-definable VCXO Pull Range



4.5. Design Considerations

The Si5350B is a self-contained clock generator that requires very few external components. The following general guidelines are recommended to ensure optimum performance.

4.5.1. Power Supply Decoupling/Filtering

The Si5350B has built-in power supply filtering circuitry to help keep the number of external components to a minimum. All that is recommended is one 0.1 to 1.0 μ F decoupling capacitor per power supply pin. This capacitor should be mounted as close to the VDD and VDDO pins as possible without using vias.

4.5.2. Power Supply Sequencing

The VDD and VDDOx (i.e., VDDO0, VDDO1, VDDO2, VDDO3) power supply pins have been separated to allow flexibility in output signal levels. If a minimum output-to-output skew is important, then all VDDOx must be applied before or at the same time as VDD.

4.5.3. External Crystal

The external crystal should be mounted as close to the pins as possible using short PCB traces. The XA and XB traces should be kept away from other high-speed signal traces. See "AN551: Crystal Selection Guide" for more details.

4.5.4. External Crystal Load Capacitors

The Si5350B provides the option of using internal and external crystal load capacitors. If external load capacitors are used, they should be placed as close to the XA/XB pads as possible. See "AN551: Crystal Selection Guide" for more details.

4.5.5. Unused Pins

Unused control pins (P0–P4) should be tied to GND.

Unused voltage control pin should be tied to GND.

Unused output pins (CLK0–CLK7) should be left floating.

4.5.6. Trace Characteristics

The Si5350B features various output drive strength settings. It is recommended to configure the trace characteristics as shown in Figure 12 when the default high output drive setting is used.




Figure 12. Recommended Trace Characteristics with Default Drive Strength Setting

Note: Jitter is only specified at default high drive strength.



5. Pin Descriptions

5.1. 20-pin QFN




Figure 13. Si5350B 20-QFN Top View

Table 10. Si5350B 20-QFN Pin Descriptions

Pin Name	Pin Number	Pin Type*	Function			
XA	1		Input pin for external XTAL			
ХВ	2	I	Input pin for external XTAL			
VC	3	I	VCXO control voltage input			
CLK0	13	0	Output clock 0			
CLK1	12	0	Output clock 1			
CLK2	9	0	Output clock 2			
CLK3	8	0	Output clock 3			
CLK4	19	0	Output clock 4			
CLK5	17	0	Output clock 5			
CLK6	16	0	Output clock 6			
CLK7	15	0	Output clock 7			
P0	4	I	User configurable input pin 0			
P1	5	I	User configurable input pin 1			
P2	6	I	User configurable input pin 2			
P3	7	I	User configurable input pin 3			
VDD	20	Р	Core voltage supply pin			
VDDOA	11	Р	Output voltage supply pin for CLK0 and CLK1			
VDDOB	10	Р	Output voltage supply pin for CLK2 and CLK3			
VDDOC	18	Р	Output voltage supply pin for CLK4 and CLK5			
VDDOD	14	Р	Output voltage supply pin for CLK6 and CLK7			
GND	Center Pad	Р	Ground			
*Note: Pin Types: I = Input, O = Output, P = Power.						



5.2. 10-Pin MSOP




Figure 14. Si5350B 10-MSOP Top View

Table 11. Si5350B 10-MSOP Pin Descriptions

Pin Name	Pin Number	Pin Type*	Function			
XA	2	I	Input pin for external XTAL			
XB	3	I	Input pin for external XTAL			
Vc	4	I	VCXO control voltage input			
CLK0	10	0	Output clock 0			
CLK1	9	0	Output clock 1			
CLK2	6	0	Output clock 2			
P0	5	I	User configurable input pin 0			
VDD	1	Р	Core voltage supply pin			
VDDO	7	Р	Output supply pin for CLK0, CLK1, and CLK2			
GND	8	Р	Ground			
*Note: Pin T	*Note: Pin Types: I = Input, O = Output, P = Power.					



6. Ordering Information

Factory programmed Si5350B devices can be requested using the ClockBuilder web-based utility available at: www.silabs.com/ClockBuilder. A unique part number is assigned to each custom configuration as indicated in Figure 15.




Figure 15. Custom Clock Part Numbers



7. Package Outline

7.1. 20-pin QFN

Figure 16 illustrates the package details for the Si5350B-B. Table 12 lists the values for the dimensions shown in the illustration.




Figure 16. 20-pin QFN Package Drawing



Dimension	Min	Nom	Max
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D	4.00 BSC		
D2	2.65	2.70	2.75
е	0.50 BSC		
E	4.00 BSC		
E2	2.65	2.70	2.75
L	0.30	0.40	0.50
aaa			0.10
bbb			0.10
CCC			0.08
ddd			0.10
eee			0.10

Table 12. Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Outline MO-220, variation VGGD-8.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



7.2. 10-pin MSOP

Figure 17 illustrates the package details for the Si5350B-B. Table 13 lists the values for the dimensions shown in the illustration.




Figure 17. 10-pin MSOP Package Drawing



Dimension	Min	Nom	Max
А	_	—	1.10
A1	0.00	—	0.15
A2	0.75	0.85	0.95
b	0.17	—	0.33
С	0.08	—	0.23
D	3.00 BSC		
E	4.90 BSC		
E1	3.00 BSC		
е	0.50 BSC		
L	0.40	0.60	0.80
L2	0.25 BSC		
q	0	—	8
aaa	—	—	0.20
bbb	—	—	0.25
CCC	—	—	0.10
ddd	_	—	0.08

Table 13. 10-MSOP Package Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-137, Variation C

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



NOTES:



CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analogintensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Rev. 0.75

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

