

# **PRECISION CLOCK JITTER ATTENUATOR**

#### **Features**

- Fixed frequency jitter attenuator with selectable clock ranges at 19, 38, 77, 155, 311, and 622 MHz (710 MHz max)
- Support for SONET, 10GbE, 10GFC, and corresponding FEC 
  Single clock output with rates
- Ultra-low jitter clock output with jitter generation as low as 0.3 ps<sub>RMS</sub> (50 kHz-80 MHz)
- Integrated loop filter with selectable loop bandwidth (100 Hz-7.9 kHz)
- Meets OC-192 GR-253-CORE jitter specifications
- **Applications**
- Optical modules
- SONET/SDH OC-48/OC-192/ STM-16/STM-64 line cards
- 10GbE, 10GFC line cards


- clock select mux
- One clock input can be 1x, 4x, or 32x the frequency of the second clock input
- selectable signal format: LVPECL, LVDS, CML, CMOS
- LOL, LOS alarm outputs
- Pin programmable settings
- On-chip voltage regulator for 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10% operation
- Small size (6 x 6 mm 36-lead QFN)
- Pb-free, RoHS compliant
- ITU G.709 line cards
- Wireless basestations
- Test and measurement
- Synchronous Ethernet

#### Description

The Si5316 is a low jitter, precision jitter attenuator for high-speed communication systems, including OC-48, OC-192, 10G Ethernet, and 10G Fibre Channel. The Si5316 accepts dual clock inputs in the 19, 38. 77, 155, 311, or 622 MHz frequency range and generates a jitterattenuated clock output at the same frequency. Within each of these clock ranges, the device can be tuned approximately 15% higher than nominal SONET/SDH frequencies, up to a maximum of 710 MHz in the 622 MHz range. The Si5316 is based on Silicon Laboratories' 3rd-generation DSPLL® technology, which provides any-frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The DSPLL loop bandwidth is digitally programmable, providing jitter performance optimization at the application level. Operating from a single 1.8, 2.5, or 3.3 V supply, the Si5316 is ideal for providing jitter attenuation in high performance timing applications.




See page 20.



#### Patents pending

### **Functional Block Diagram**





# TABLE OF CONTENTS

# Section

# <u>Page</u>

1. Electrical Specifications
2. Typical Phase Noise Plot
2.1. Example: SONET OC-192
3. Typical Applications Schematic14
4. Functional Description
4.1. External Reference
4.2. Further Documentation
5. Pin Descriptions: Si531616
6. Ordering Guide
7. Package Outline: 36-Lead QFN
8. Recommended PCB Layout
9. Top Marking
9.1. Si5316 Top Marking
9.2. Top Marking Explanation
Document Change List
Contact Information



# **1. Electrical Specifications**

#### Table 1. Recommended Operating Conditions

(V<sub>DD</sub> = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Temperature Range	T <sub>A</sub>		-40	25	85	٥C		
Supply Voltage	V <sub>DD</sub>	3.3 V nominal	2.97	3.3	3.63	V		
		2.5 V nominal	2.25	2.5	2.75	V		
		1.8 V nominal	1.71	1.8	1.89	V		
Note: All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted.								

#### Table 2. DC Characteristics

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Supply Current (Supply current is indepen-	I <sub>DD</sub>	LVPECL Format 622.08 MHz Out	—	217	243	mA
dent of V <sub>DD</sub> )		CMOS Format 19.44 MHz Out	—	194	220	mA
CKIN Input Pins			•			
Input Common Mode	V <sub>ICM</sub>	1.8 V ±5%	0.9	_	1.4	V
Voltage (Input Threshold Voltage)		2.5 V ±10%	1.0	_	1.7	V
(input meshold voltage)	iu voltage)	3.3 V ±10%	1.1	—	1.95	V
Input Resistance	CKN <sub>RIN</sub>	Single-ended	20	40	60	kΩ
Input Voltage Level Limits	CKN <sub>VIN</sub>	See note <sup>2</sup>	0		$V_{DD}$	V
Single-ended Input Voltage Swing	V <sub>ISE</sub>	f <sub>CKIN</sub> ≤ 212.5 MHz See Figure 6.	0.2	—		V <sub>PP</sub>
		f <sub>CKIN</sub> > 212.5 MHz See Figure 6.	0.25	—		V <sub>PP</sub>
Differential Input Voltage Swing	V <sub>ID</sub>	f <sub>CKIN</sub> ≤ 212.5 MHz See Figure 6.	0.2	-		V <sub>PP</sub>
		f <sub>CKIN</sub> > 212.5 MHz See Figure 6.	0.25	—		V <sub>PP</sub>

Notes:

**1.** LVPECL outputs require nominal  $V_{DD} \ge 2.5$  V.

2. No overshoot or undershoot.



Table 2. DC Characteristics (Continued)  $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Output Clock (CKOUT) <sup>1</sup>						
Common Mode	CKO <sub>VCM</sub>	LVPECL 100 Ω load line-to-line	V <sub>DD</sub> – 1.42	_	V <sub>DD</sub> – 1.25	V
Differential Output Swing	CKO <sub>VD</sub>	LVPECL 100 Ω load line-to-line	1.1	_	1.9	V <sub>PP</sub>
Single-ended Output Swing	CKO <sub>VSE</sub>	LVPECL 100 Ω load line-to-line	0.5	_	0.93	V <sub>PP</sub>
Differential Output Voltage	CKO <sub>VD</sub>	CML 100 Ω load line-to-line	350	425	500	mV <sub>PP</sub>
Common Mode Output Voltage	CKO <sub>VCM</sub>	CML 100 Ω load line-to-line	_	V <sub>DD</sub> – 0.36	_	V
Differential Output Voltage	CKO <sub>VD</sub>	LVDS 100 Ω load line-to-line	500	700	900	mV <sub>PP</sub>
		Low swing LVDS 100 Ω load line-to-line	350	425	500	mV <sub>PP</sub>
Common Mode Output Voltage	CKO <sub>VCM</sub>	LVDS 100 Ω load line-to-line	1.125	1.2	1.275	V
Differential Output Resistance	CKO <sub>RD</sub>	CML, LVDS, LVPECL	—	200	_	Ω
Output Voltage Low	CKO <sub>VOLLH</sub>	CMOS	_	—	0.4	V
Output Voltage High	CKO <sub>VOHLH</sub>	V <sub>DD</sub> = 1.71 V CMOS	0.8 x V <sub>DD</sub>	_	_	V
Output Drive Current	СКО <sub>Ю</sub>	CMOS Driving into CKO <sub>VOL</sub> for out- put low or CKO <sub>VOH</sub> for output high. CKOUT+ and CKOUT– shorted externally.				
		V <sub>DD</sub> = 1.8 V	—	7.5	—	mA
		V <sub>DD</sub> = 3.3 V	_	32		mA

Notes:

1. LVPECL outputs require nominal V<sub>DD</sub>  $\ge$  2.5 V.

2. No overshoot or undershoot.



### Table 2. DC Characteristics (Continued)

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
2-Level LVCMOS Input Pins	3		<b>I</b>			
Input Voltage Low	V <sub>IL</sub>	V <sub>DD</sub> = 1.71 V	_		0.5	V
		V <sub>DD</sub> = 2.25 V	_		0.7	V
		V <sub>DD</sub> = 2.97 V	_		0.8	V
Input Voltage High	V <sub>IH</sub>	V <sub>DD</sub> = 1.89 V	1.4		—	V
	-	V <sub>DD</sub> = 2.25 V	1.8		—	V
	-	V <sub>DD</sub> = 3.63 V	2.5		—	V
Input Low Current	IIL		_		50	μA
Input High Current	Ι <sub>ΙΗ</sub>		_		50	μA
Weak Internal Input Pull-up Resistor	R <sub>PUP</sub>		—	75	—	kΩ
Weak Internal Input Pull-down Resistor	R <sub>PDN</sub>		—	75	—	kΩ
3-Level Input Pins						
Input Voltage Low	V <sub>ILL</sub>		—	_	$0.15 \mathrm{~x~V_{DD}}$	V
Input Voltage Mid	V <sub>IMM</sub>		0.45 x V <sub>DD</sub>		$0.55 \times V_{DD}$	V
Input Voltage High	V <sub>IHH</sub>		0.85 x V <sub>DD</sub>		—	V
Input Low Current	ا <sub>الل</sub> 3		-20	_	—	μA
Input Mid Current	I <sub>IMM</sub> <sup>3</sup>		-2	_	2	μA
Input High Current	I <sub>IHH</sub> <sup>3</sup>		—	_	20	μA
Notes:			I			

1. LVPECL outputs require nominal V\_{DD}  $\geq$  2.5 V.

2. No overshoot or undershoot.




#### Table 2. DC Characteristics (Continued)

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
LVCMOS Output Pins						
Output Voltage Low	V <sub>OL</sub>	I <sub>O</sub> = 2 mA V <sub>DD</sub> = 1.71 V	—	—	0.4	V
		I <sub>O</sub> = 2 mA V <sub>DD</sub> = 2.97 V	—	—	0.4	V
Output Voltage High	V <sub>OH</sub>	I <sub>O</sub> = -2 mA V <sub>DD</sub> = 1.71 V	V <sub>DD</sub> - 0.4	—		V
		I <sub>O</sub> = -2 mA V <sub>DD</sub> = 2.97 V	V <sub>DD</sub> – 0.4	—		V
Disabled Leakage Current	I <sub>OZ</sub>	RST = 0	-100	—	100	μA
Single-Ended Reference C	lock Input Pin	XA (XB with cap to gnd)				
Input Resistance	XA <sub>RIN</sub>	XTAL/RefCLK		12	_	kΩ
Input Voltage Level Limits	XA <sub>VIN</sub>	RATE[1:0] = LM, ML, MH, or HM	0	—	1.2	V
Input Voltage Swing	XA <sub>VPP</sub>		0.5	—	1.2	V <sub>PP</sub>
Differential Reference Clo	ck Input Pins (	XA/XB)				
Input Resistance	XA/XB <sub>RIN</sub>	XTAL/RefCLK		12	_	kΩ
Differential Input Voltage Level Limits	XA/XB <sub>VIN</sub>	RATE[1:0] = LM, ML, MH, or HM	0	—	1.2	V
Input Voltage Swing	XA <sub>VPP</sub> /XB <sub>VPP</sub>		0.5	_	2.4	V <sub>PP</sub>

**1.** LVPECL outputs require nominal  $V_{DD} \ge 2.5$  V. **2.** No overshoot or undershoot.







### Table 3. AC Characteristics

(V<sub>DD</sub> = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
CKIN Input Pins						
Input/Output Clock Frequency (CKIN1, CKIN2, CKOUT)	СК <sub>F</sub>	FRQSEL[1:0] = LL $FRQSEL[1:0] = LM$ $FRQSEL[1:0] = LH$ $FRQSEL[1:0] = ML$ $FRQSEL[1:0] = MM$ $FRQSEL[1:0] = MH$	19.38 38.75 77.5 155.0 310.0 620.0		22.28 44.56 89.13 178.25 356.5 710.0	MHz
Input Duty Cycle (Minimum Pulse Width)		Whichever is smaller (i.e., the 40%/60% limita-	40		60	%
	CKN <sub>DC</sub>	tion applies only to high clock frequencies)	2	_	_	ns
Input Capacitance	CKN <sub>CIN</sub>		_	—	3	pF
Input Rise/Fall Time	CKN <sub>TRF</sub>	20–80% See Figure 6	—	_	11	ns
CKOUT Output Pins						
Maximum Output Frequency in CMOS Format	CKO <sub>FMC</sub>			_	212.5	MHz
Single-ended Output Rise/Fall (20–80%)	CKO <sub>TRF</sub>	CMOS Output V <sub>DD</sub> = 1.71 Cload = 5 pF		—	8	ns
		CMOS Output V <sub>DD</sub> = 2.97 Cload = 5 pF		_	2	ns
Differential Output Rise/Fall Time	CKO <sub>TRF</sub>	20 to 80 %, f <sub>OUT</sub> = 622.08	_	230	350	ps
Output Duty Cycle Differential Uncertainty	СКО <sub>DC</sub>	100 Ω Load Line to Line Measured at 50% Point (not for CMOS)	_	_	±40	ps
LVCMOS Input Pins						
Minimum Reset Pulse Width	t <sub>RSTMIN</sub>		1		_	μs
Input Capacitance	C <sub>IN</sub>		_		3	pF
LVCMOS Output Pins						
Rise/Fall Times	t <sub>RF</sub>	C <sub>LOAD</sub> = 20 pf See Figure 6	—	25	_	ns
LOSn Trigger Window	LOS <sub>TRIG</sub>	From last CKIN↑ to LOS↑			750	μs
*Note: Input to output skew is not control	olled and can	assume any value.				



Table 3. AC Characteristics (Continued)  $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Time to Clear LOL after LOS Cleared	t <sub>CLRLOL</sub>	f <sub>in</sub> unchanged and XA/XB stable. ↓ LOS to ↓ LOL		10		ms
PLL Performance						
Lock Time	t <sub>lockhw</sub>	Whenever $\overline{\text{RST}}$ , FRQTBL, RATE, BWSEL, or FRQ- SEL are changed, with valid CKIN to $\downarrow$ LOL; BW = 100 Hz		0.035	1.2	sec
Output Clock Phase Change	t <sub>P_STEP</sub>	After clock switch f3 ≥ 128 kHz	—	200	_	ps
Closed Loop Jitter Peaking	J <sub>PK</sub>		_	0.05	0.1	dB
Jitter Tolerance	J <sub>TOL</sub>	BW determined by BWSEL[1:0]	5000/ BW	—	_	ns pk- pk
Spurious Noise	SP <sub>SPUR</sub>	Max spur @ n x f3 (n <u>&gt;</u> 1, n x f3 < 100 MHz)	—	-93	-70	dBc
Phase Change due to Temperature Variation*	t <sub>TEMP</sub>	Max phase changes from – 40 to +85 °C	—	300	500	ps
*Note: Input to output skew is not control	led and can	assume any value.				

CKIN, CKOUT




Figure 2. Rise/Fall Time Characteristics



### Table 4. Three-Level Input Pins<sup>1,2,3,4</sup>

Parameter	Min	Мах
Input Low Current	–30 μA	_
Input Mid Current	–11 μA	–11 μA
Input High Current	_	–30 μA

#### Notes:

1. The current parameters are the amount of leakage that the 3L inputs can tolerate from an external driver using the external resistor values indicated in this example. In most designs, an external resistor voltage divider is recommended.

2. Resistor packs are only needed if the leakage current of the external driver exceeds the current specified in Table 2. Any resistor pack may be used (e.g., Panasonic EXB-D10C183J). PCB layout is not critical.

- **3.** If a pin is tied to ground or VDD, no resistors are needed.
- 4. If a pin is left open (no connect), no resistors are needed.





Figure 3. Three-Level (3L) Input Pins (No External Resistors)



One of eight resistors from a Panasonic EXB-D10C183J (or similar) resistor pack

Figure 4. Three-Level Input Pins (Example with External Resistors)



### Table 5. Performance Specifications<sup>1, 2, 3, 4, 5</sup>

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Jitter Generation	J <sub>GEN</sub>	50 kHz–80 MHz	—	0.27	0.42	ps rms
f <sub>IN</sub> = f <sub>OUT</sub> = 622.08 MHz, LVPECL Output Format		12 kHz–20 MHz	—	0.25	0.41	ps rms
BW = 120 Hz		800 Hz–80 MHz	—	0.28	0.45	ps rms
Phase Noise	CKO <sub>PN</sub>	1 kHz offset	—	-106	—	dBc/Hz
f <sub>IN</sub> = f <sub>OUT</sub> = 622.08 MHz LVPECL Output Format		10 kHz offset	—	-121	_	dBc/Hz
		100 kHz offset	—	-122	—	dBc/Hz
		1 MHz offset	—	-132	—	dBc/Hz

Notes:

1. BWSEL [1:0] loop bandwidth settings provided in "Si53xx-RM: Any-Frequency Precision Clocks Si53xx Family Reference Manual."

- 2. 114.285 MHz 3rd OT crystal used as XA/XB input.
- **3.**  $V_{DD} = 2.5 V$
- **4.**  $T_A = 85 \ ^{\circ}C$
- Test condition: f<sub>IN</sub> = 622.08 MHz, f<sub>OUT</sub> = 622.08 MHz, LVPECL clock input: 1.19 Vppd with 0.5 ns rise/fall time (20-80%), LVPECL clock output.

#### **Table 6. Thermal Conditions**

(V<sub>DD</sub> = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, T<sub>A</sub> = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still Air	_	32	—	°C/W
Thermal Resistance Junction to Case	θJC	Still Air		14	—	°C/W



#### Table 7. Absolute Maximum Ratings


Value	Unit						
-0.5 to 3.8	V						
–0.3 to (V <sub>DD</sub> + 0.3)	V						
0 to V <sub>DD</sub>	V						
0 to 1.2	V						
-55 to 150	С						
–55 to 150	С						
2	kV						
150	V						
750	V						
100	V						
JESD78 Compliant							
Latch-Up Tolerance       J         Note:       Permanent device damage may occur if the Absolute Maximum Ratings are exceeded. For restricted to the conditions as specified in the operation sections of this data sheet. Expose							

rating conditions for extended periods of time may affect device reliability.



# 2. Typical Phase Noise Plot

The following is the typical phase noise performance of the Si5316. The clock input source was a Rohde and Schwarz model SML03 RF Generator. The phase noise analyzer was an Agilent model E5052B. The Si5316 operates at 3.3 V with an ac coupled differential PECL output and an ac coupled differential sine wave input from the RF generator at 0 dBm. Note that, as with any PLL, the output jitter that is below the loop BW is caused by the jitter at the input clock. The loop BW was 120 Hz.



### 2.1. Example: SONET OC-192


Figure 5. Typical Phase Noise Plot

Jitter Band	Jitter, RMS
SONET_OC48, 12 kHz to 20 MHz	250 fs
SONET_OC192_A, 20 kHz to 80 MHz	274 fs
SONET_OC192_B, 4 to 80 MHz	166 fs
SONET_OC192_C, 50 kHz to 80 MHz	267 fs
Brick Wall, 800 Hz to 80 MHz	274 fs

Note: SONET jitter bands include the SONET skirts. The phase noise plot is brick wall integration.



# 3. Typical Applications Schematic



2. Denotes 3-level input pins with states designated as L (ground), M ( $V_{DD}/2$ ), and H ( $V_{DD}$ ).

### Figure 6. Si5316 Typical Application Circuit



## 4. Functional Description

The Si5316 is a precision jitter attenuator for high-speed communication systems, including OC-48/STM-16, OC-192/STM-64, 10G Ethernet, and 10G Fibre Channel. The Si5316 accepts dual clock inputs in the 19, 38, 77, 155, 311, or 622 MHz frequency range and generates a jitter-attenuated clock output at the same frequency. Within each of these clock ranges, the device can be tuned approximately 15% higher than nominal SONET/ SDH frequencies, up to a maximum of 710 MHz in the 622 MHz range. The Si5316 is based on Silicon Laboratories' 3rd-generation DSPLL<sup>®</sup> technology, which provides any-frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. For applications which require input clocks at different frequencies, the frequency of CKIN1 can be 1x, 4x, or 32x the frequency of CKIN2 as specified by the CK1DIV and CK2DIV inputs.

The Si5316 PLL loop bandwidth is selectable via the BWSEL[1:0] pins and supports a range from 100 Hz to 7.9 kHz. To calculate potential loop bandwidth values for a given input/output clock frequency, Silicon Laboratories offers a PC-based software utility, DSPLL*sim*, that calculates valid loop bandwidth settings automatically. This utility can be downloaded from http:// www.silabs.com/timing.

The Si5316 supports manual active input clock selection. The Si5316 monitors both input clocks for loss-of-signal and provides a LOS alarm when it detects missing pulses on either input clock. Hitless switching is not supported by the Si5316. During a clock transition, the phase of the output clock will slew at a rate defined by the PLL loop bandwidth until the original input clock phase to output clock phase is restored. The device monitors the lock status of the PLL. The lock detect algorithm works by continuously monitoring the phase of the input clock in relation to the phase of the feedback clock.

The Si5316 has one differential clock output. The electrical format of the clock output is programmable to support LVPECL, LVDS, CML, or CMOS loads. For system-level debugging, a bypass mode is available which drives the output clock directly from the input clock, bypassing the internal DSPLL. The device is powered by a single 1.8, 2.5, or 3.3 V supply.

#### 4.1. External Reference

An external, 38.88 MHz clock or a low-cost 114.285 MHz 3rd overtone crystal is used as part of a fixed-frequency oscillator within the DSPLL. This external reference is required for the device to operate. Silicon Laboratories recommends using a high quality crystal. Specific recommendations may be found in the Family Reference Manual. An external 38.88 MHz clock from a high quality OCXO or TCXO can also be used as a reference for the device.

In digital hold, the DSPLL remains locked to this external reference. Any changes in the frequency of this reference when the DSPLL is in digital hold will be tracked by the output of the device. Note that crystals can have temperature sensitivities.

#### 4.2. Further Documentation

Consult the Silicon Laboratories Any-Frequency Precision Clock Family Reference Manual (FRM) for detailed information about the Si5316. Additional design support is available from Silicon Laboratories through your distributor.

Silicon Laboratories has developed a PC-based software utility called DSPLL*sim* to simplify device configuration, including frequency planning and loop bandwidth selection. The FRM and this utility can be downloaded from http://www.silabs.com/timing.



# 5. Pin Descriptions: Si5316




Table 8. Si5316 Pin Descriptions

Pin #	Pin Name	I/O	Signal Level	Description
1	RST	I	LVCMOS	External Reset.
				Active low input that performs external hardware reset of device. Resets all internal logic to a known state. Clock outputs are tristated during reset. After rising edge of RST signal, the Si5316 will perform an internal self-calibration when a valid signal is present. This pin has a weak pull-up.
2, 9, 28,	NC			No Connection.
29, 36				Leave floating. Make no external connection to this pin for normal operation.
3	C1B	0	LVCMOS	CKIN1 Loss of Signal.
				Active high Loss-of-signal indicator for CKIN1. Once triggered, the alarm will remain active until CKIN1 is validated.
				0 = CKIN1 present
				1 = LOS on CKIN1
4	C2B	0	LVCMOS	CKIN2 Loss of Signal.
				Active high Loss-of-signal indicator for CKIN2. Once triggered, the alarm will remain active until CKIN2 is validated.
				0 = CKIN2  present
5 40 00		M	Cumple	1 = LOS on CKIN2
5, 10, 32	V <sub>DD</sub>	V <sub>DD</sub>	Supply	Supply. The device operates from a 1.8, 2.5, or 3.3 V supply. Bypass capacitors should be associated with the following $V_{DD}$ pins:
				5 0.1 µF
				10 0.1 μF 32 0.1 μF
this is D				A 1.0 $\mu$ F should also be placed as close to device as is practical.
"Note: Den	iotes 3-Level	input pir	n with states des	gnated as L (ground), M (VDD/2), and H (VDD).



Pin #	Pin Name	I/O	Signal Level	Description
7	XB	I	Analog	External Crystal or Reference Clock.
6	XA			External crystal should be connected to these pins to use internal oscillator based reference. Refer to Family Reference Manual for interfacing to an external reference. External reference must be from a high-quality clock source (TCXO, OCXO). Frequency of crystal or external clock is set by the RATE pins.
8, 19,	GND	GND	Supply	Ground.
20, 31				Must be connected to system ground. Minimize the ground path impedance for optimal performance of this device. Grounding these pins does not eliminate the requirement to ground the GND PAD on the bottom of the package.
				Pins 19 and 20 may be left NC.
11	RATE0		3-Level*	External Crystal or Reference Clock Rate.
15	RATE1			Three level inputs that select the type and rate of external crystal or reference clock to be applied to the XA/XB port. Refer to the Family Reference Manual for settings. These pins have both a weak pull-up and a weak pull-down; they default to M. The "HH" setting is not supported. Some designs may require an external resistor voltage divider when
				driven by an active device that will tri-state.
12	CKIN2+	I	Multi	Clock Input 2.
13	CKIN2–			Differential input clock. This input can also be driven with a single- ended signal.
14	DBL_BY	I	3-Level*	Output Disable/Bypass Mode Control.
				Controls enable of CKOUT divider/output buffer path and PLL bypass mode. L = CKOUT enabled M = CKOUT disabled
				H = Bypass mode with CKOUT enabled This pin has a weak pull-up and weak pull-down and defaults to M. Some designs may require an external resistor voltage divider when driven by an active device that will tri-state. Bypass mode is not sup- ported for CMOS clock outputs.
16	CKIN1+		Multi	Clock Input 1.
17	CKIN1-			Differential input clock. This input can also be driven with a single- ended signal.
18	LOL	0	LVCMOS	PLL Loss of Lock Indicator.
				This pin functions as the active high PLL loss of lock indicator. 0 = PLL locked
				1 = PLL unlocked
*Note: Den	otes 3-Level	input pir	n with states des	ignated as L (ground), M (VDD/2), and H (VDD).

Table 8. Si5316 Pin Descriptions (Continued)



Pin #	Pin Name	I/O	Signal Level	•
21	CS		LVCMOS	Input Clock Select.
				This pin functions as the input clock selector. This input is internally deglitched to prevent inadvertent clock switching during changes in the CKSEL input state. 0 = Select CKIN1 1 = Select CKIN2 Must be driven high or low.
23	BWSEL1	I	3-Level*	Bandwidth Select.
22	BWSEL0			Three level inputs that select the DSPLL closed loop bandwidth. Detailed operations and timing characteristics for these pins may be found in the Any-Frequency Precision Clock Family Reference Man- ual. These pins are both pull-ups and pull-downs and default to M. Some designs may require an external resistor voltage divider when driven by an active device that will tri-state.
25	FRQSEL	I	3-Level*	Frequency Select.
24	1 FRQSEL 0			Sets the output frequency of the device. When the frequency of CKIN1 is not equal to CKIN2, the lower frequency input clock must be equal to the output clock frequency. These pins have both weak pull-ups and weak pull-downs and default to M. For the pin settings, see Table 3 on page 8. Some designs may require an external resistor voltage divider when driven by an active device that will tri-state.
26	CK1DIV		3-Level*	Input Clock 1 Pre-Divider Select.
				Pre-divider on CKIN1. Used with CK2DIV to divide input clock frequencies to a common value. L = CKIN1 input divider set to 1.
				M = CKIN1 input divider set to 4.
				H = CKIN1 input divider set to 32.
				This pin has a weak pull-up and weak pull-down and defaults to M.
				Some designs may require an external resistor voltage divider when driven by an active device that will tri-state.
27	CK2DIV	I	3-Level*	Input Clock 2 Pre-Divider Select.
				Pre-divider on CKIN2. Used with CK1DIV to divide input clock
				frequencies to a common value.
				L = CKIN2 input divider set to 1.
				M = CKIN2  input divider set to 4.
				H = CKIN2 input divider set to 32. This pin has a weak pull-up and weak pull-down and defaults to M.
				Some designs may require an external resistor voltage divider when
				driven by an active device that will tri-state.
Note: De	notes 3-Level	input ni	n with states des	ignated as L (ground), M (VDD/2), and H (VDD).

### Table 8. Si5316 Pin Descriptions (Continued)



Pin #	Pin Name	I/O	Signal Level		Des	cription	
33	SFOUT0	I	3-Level*	Signal Format Select.			
30	SFOUT1			Three level inputs that select the output signal format (commo mode voltage and differential swing) for CKOUT. Valid settings include LVPECL, LVDS, and CML. Also includes selections for CMOS mode, tristate mode, and tristate/sleep mode.			
					SFOUT[1:0]	Signal Format	
					НН	Reserved	
					HM	LVDS	
					HL	CML	
					MH	LVPECL	
					MM	Reserved	
					ML	LVDS—low swing	
					LH	CMOS	
					LM	Disabled	
					LL	Reserved	
				default to M.		l-ups and weak pull-dow xternal resistor voltage c	
					ctive device that		
34	CKOUT-	0	Multi	Clock Output.			
35	CKOUT+			values. Output differential for I CMOS format, outputs.	signal format is s VPECL, LVDS, a	requency selected from selected by SFOUT pins and CML compatible mo drive identical single-en	s. Output is des. For
GND PAD	GND	GND	Supply	Ground Pad.			
					d must provide a a ground plane.	low thermal and electric	cal
*Note: Den	otes 3-Level	input pii	n with states des	impedance to a			cal

Table 8. Si5316 Pin Descriptions	(Continued)
----------------------------------	-------------



# 6. Ordering Guide

Ordering Part Number	Package	ROHS6, Pb-Free	Temperature Range		
Si5316-C-GM	36-Lead 6 x 6 mm QFN	Yes	–40 to 85 °C		
Note: Add an R at the end of the device to denote tape and reel options.					



## 7. Package Outline: 36-Lead QFN

Figure 7 illustrates the package details for the Si5316. Table 9 lists the values for the dimensions shown in the illustration.




Figure 7. 36-Pin Quad Flat No-lead (QFN)

Symbol	Millimeters		Symbol		Millimeters	S	
	Min	Nom	Max		Min	Nom	
А	0.80	0.85	0.90	L	0.50	0.60	
A1	0.00	0.02	0.05	θ	—	—	
b	0.18	0.25	0.30	aaa		_	
D	6.00 BSC			bbb		_	
D2	3.95	4.10	4.25	CCC		_	
е	0.50 BSC			ddd			
Е	6.00 BSC			eee	—	—	
E2	3.95	4.10	4.25				

#### Table 9. Package Dimensions

#### Notes:

**1.** All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-220, variation VJJD.

**4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# 8. Recommended PCB Layout




Figure 8. PCB Land Pattern Diagram






Table 10. P	PCB Land Pattern	Dimensions
-------------	------------------	------------

Dimension	MIN	MAX	
е	0.50 E	BSC.	
E	5.42	REF.	
D	5.42	REF.	
E2	4.00	4.20	
D2	4.00	4.20	
GE	4.53	_	
GD	4.53	_	
Х	—	0.28	
Y	0.89 1	REF.	
ZE	—	6.31	
ZD	_	6.31	

#### Notes:

General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- **2.** Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on IPC-SM-782 guidelines.
- **4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### Solder Mask Design

5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

#### Stencil Design

- **6.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 7. The stencil thickness should be 0.125 mm (5 mils).
- **8.** The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- **9.** A 4 x 4 array of 0.80 mm square openings on 1.05 mm pitch should be used for the center ground pad.

#### Card Assembly

- **10.** A No-Clean, Type-3 solder paste is recommended.
- **11.** The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# 9. Top Marking

### 9.1. Si5316 Top Marking



### Figure 10. Si5316 Top Marking

### 9.2. Top Marking Explanation

Mark Method:	Laser	
Line 1 Marking:	Si5316	Customer Part Number
Line 2 Marking:	C-GM	C = Product Revision G = Temperature Range –40 to 85 °C (RoHS6) M = QFN Package
Line 3 Marking:	YYWWRF	YY = Year WW = Work Week R = Die Revision F = Internal code Assigned by the Assembly House. Corresponds to the year and work week of the mold date.
Line 4 Marking:	Pin 1 Identifier	Circle = 0.75 mm Diameter Lower-Left Justified
	XXXX	Internal Code



# DOCUMENT CHANGE LIST

### Revision 0.23 to 0.24

- Changed LVTTL to LVCMOS in Table 2, "Absolute Maximum Ratings," on page 5.
- Added Figure 5, "Typical Phase Noise Plot," on page 13.
- Showed preferred interface for an external reference clock in Figure 6, "Si5316 Typical Application Circuit," on page 14.
- Updated "3. Ordering Guide" on page 11.
- Added "5. Recommended PCB Layout" .

### Revision 0.24 to Revision 0.3

- Changed 1.8 V operating range ±5%.
- Updated Table 1 on page 4.
- Updated Table 2 on page 5.
- Updated Table 8 on page 16.
- Added table under Figure 5 on page 13.
- Updated "1. Functional Description" on page 6.
- Clarified "2. Pin Descriptions: Si5316" on page 7 including pull-up/pull-down.

### **Revision 0.3 to Revision 0.4**

- Updated Table 1, "Performance Specifications<sup>1</sup>," on page 4.
- Updated Table 8, "Si5316 Pin Descriptions," on page 16.
- Updated Figure 6, "Si5316 Typical Application Circuit," on page 14.
- Updated "4.1. External Reference" on page 15.
- Updated "2. Pin Descriptions: Si5316" on page 7.

### **Revision 0.4 to Revision 1.0**

- Expanded and rearranged specification tables in section "1. Electrical Specifications".
- Updated "2. Typical Phase Noise Plot" on page 13.
- Changed "any-rate" to "any-frequency" throughout.
- Added "9. Top Marking" on page 24.
- Added recommended ground pad drawing in "8. Recommended PCB Layout" on page 22.



# **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

