

PCI-EXPRESS GEN 1, GEN 2, & GEN 3 FANOUT BUFFER

Features

- PCI-Express Gen 1,Gen 2, and Two PCI-Express buffered clock Gen 3 compliant
- Supports Serial ATA (SATA) at 100 MHz
- 100-210 MHz operation
- Low power, push pull, differential output buffers
- Internal termination for maximum _ integration
- Dedicated output enable pin for each clock

Applications

- Network attached storage **Multi-function Printer**
- Wireless access point
- Routers

outputs

capabilities

-40 to 85 °C

Supports LVDS outputs

Extended temperature:

3.3 V Power supply

24-pin QFN package

I²C support with readback

Description

The Si53152 is a spread tolerable PCIe clock buffer that can source two PCIe clocks simultaneously. The device has two hardware output enable inputs for enabling the respective differential outputs on the fly. The device also features output enable control through I²C communication. I²C programmability is also available to dynamically control skew, edge rate and amplitude on the true, compliment, or both differential signals on the clock outputs. This control feature enables optimal signal integrity as well as optimal EMI signature on the clock outputs.

Functional Block Diagram







Patents pending



TABLE OF CONTENTS

Section

<u>Page</u>

| 1. Electrical Specifications | 4 |
|----------------------------------|----|
| 2. Functional Description | 7 |
| 2.1. OE Pin Definition | 7 |
| 2.2. OE Assertion | 7 |
| 2.3. OE Deassertion | 7 |
| 3. Test and Measurement Setup | 8 |
| 4. Control Registers | 0 |
| 4.1. I ² C Interface | 0 |
| 4.2. Data Protocol | 0 |
| 5. Pin Descriptions: 24-Pin QFN1 | 5 |
| 6. Ordering Guide | 7 |
| 7. Package Outline | 8 |
| Contact Information | 20 |



1. Electrical Specifications

Table 1. DC Electrical Specifications

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|----------------------|--|----------------|-----|-----------------------|------|
| 3.3 V Operating Voltage | VDD core | $3.3 \pm 5\%$ | 3.135 | 3.3 | 3.465 | V |
| 3.3 V Input High Voltage | V _{IH} | Control input pins | 2.0 | — | V _{DD} + 0.3 | V |
| 3.3 V Input Low Voltage | V _{IL} | Control input pins | $V_{SS} - 0.3$ | — | 0.8 | V |
| Input High Voltage | V _{IHI2C} | SDATA, SCLK | 2.2 | — | — | V |
| Input Low Voltage | V _{ILI2C} | SDATA, SCLK | — | _ | 1.0 | V |
| Input High Leakage Current | Ι _{ΙΗ} | Except internal pull-down resistors, 0 < V _{IN} < V _{DD} | — | _ | 5 | μA |
| Input Low Leakage Current | Ι _{ΙL} | Except internal pull-up resis- tors, 0 < V _{IN} < V _{DD} | -5 | _ | — | μA |
| 3.3 V Output High Voltage (Single-Ended Outputs) | V _{OH} | I _{OH} = -1 mA | 2.4 | — | _ | V |
| 3.3 V Output Low Voltage (Single-Ended Outputs) | V _{OL} | I _{OL} = 1 mA | — | _ | 0.4 | V |
| High-impedance Output Current | I _{OZ} | | -10 | — | 10 | μA |
| Input Pin Capacitance | C _{IN} | | 1.5 | — | 5 | pF |
| Output Pin Capacitance | C _{OUT} | | _ | — | 6 | pF |
| Pin Inductance | L _{IN} | | _ | — | 7 | nH |
| Dynamic Supply Current | I _{DD_3.3V} | All outputs enabled. Differ- ential clock with 5" traces and 2 pF load at 100 MHz. | | — | 20 | mA |



Table 2. AC Electrical Specifications

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|---------------------------------|---|------|-----|------|------------|
| DIFFIN at 0.7 V | | | | | • | . <u>.</u> |
| Input Frequency Range | f _{in} | | 100 | _ | 210 | MHz |
| Rising and Falling Slew Rates for Each Clock Output Signal in a Given Differential Pair | T _R / T _F | Single ended measurement: V _{OL} = 0.175 to V _{OH} = 0.525 V (Averaged) | 0.6 | _ | 4 | V/ns |
| Differential Input High Voltage | V _{IH} | | 150 | _ | _ | mV |
| Differential Input Low Voltage | V _{IL} | | — | — | -150 | mV |
| Crossing Point Voltage at 0.7 V Swing | V _{OX} | Single-ended measurement | 250 | _ | 550 | mV |
| Vcross Variation over all edges | ΔV_{OX} | Single-ended measurement | — | _ | 140 | mV |
| Differential Ringback Voltage | V _{RB} | | -100 | _ | 100 | mV |
| Time before ringback allowed | T _{STABLE} | | 500 | — | — | ps |
| Absolute Maximum Input Voltage | V _{MAX} | | | — | 1.15 | V |
| Absolute Minimum Input Voltage | V _{MIN} | | -0.3 | _ | — | V |
| Duty Cycle for Each Clock Output Signal in a Given Differential Pair | T _{DC} | Measured at crossing point V_{OX} | 45 | _ | 55 | % |
| Rise/Fall Matching | T _{RFM} | Determined as a fraction of 2 x $(T_R - T_F)/(T_R + T_F)$ | _ | _ | 20 | % |
| DIFF at 0.7 V | | | | | | |
| Duty Cycle | T _{DC} | Measured at 0 V differential | 45 | _ | 55 | % |
| Clock Skew | T _{SKEW} | Measured at 0 V differential | _ | _ | 50 | ps |
| Additive Peak Jitter | Pk-Pk | | 0 | _ | 10 | ps |
| Additive PCIe Gen 2 | RMS _{GEN2} | 10 kHz < F < 1.5 MHz | 0 | _ | 0.5 | ps |
| Phase Jitter | | 1.5 MHz< F < Nyquist Rate | 0 | _ | 0.5 | ps |
| Additive PCIe Gen 3 Phase Jitter | RMS _{GEN3} | Includes PLL BW 2–4 MHz (CDR = 10 MHz) | 0 | _ | 0.10 | ps |
| Additive Cycle to Cycle Jitter | T _{CCJ} | Measured at 0 V differential | _ | _ | 50 | ps |
| Long Term Accuracy | L _{ACC} | Measured at 0 V differential | _ | _ | 100 | ppm |
| Rising/Falling Slew Rate | T _R / T _F | Measured differentially from ±150 mV | 2.5 | | 8 | V/ns |
| Crossing Point Voltage at 0.7 V Swing | V _{OX} | | 300 | — | 550 | mV |



Table 2. AC Electrical Specifications (Continued)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|--------------------------------------|---------------------|----------------|------|-----|-----|------|
| Enable/Disable and Set-Up | | | | | | |
| Clock Stabilization from Power-up | T _{STABLE} | | _ | _ | 5 | ms |
| Stopclock Set-up Time | T _{SS} | | 10.0 | | _ | ns |

Table 3. Absolute Maximum Conditions

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|--------------------|----------------------|------|-----|-----|----------|
| Main Supply Voltage | $V_{DD_{3.3V}}$ | Functional | — | — | 4.6 | V |
| Input Voltage | V _{IN} | Relative to V_{SS} | -0.5 | — | 4.6 | V_{DC} |
| Temperature, Storage | Τ _S | Non-functional | -65 | — | 150 | °C |
| Temperature, Operating Ambient | T _A | Functional | -40 | — | 85 | °C |
| Temperature, Junction | Т _Ј | Functional | — | — | 150 | °C |
| Dissipation, Junction to Case | Ø _{JC} | JEDEC (JESD 51) | _ | | 35 | °C/W |
| Dissipation, Junction to Ambient | Ø _{JA} | JEDEC (JESD 51) | — | — | 37 | °C/W |
| ESD Protection (Human Body Model) | ESD _{HBM} | JEDEC (JESD 22-A114) | 2000 | — | | V |
| Flammability Rating | UL-94 | UL (Class) | | V–0 | | |
| Note: While using multiple power supplies, the voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is not required. | | | | | | |



2. Functional Description

2.1. OE Pin Definition

The OE pins are active high inputs used to enable and disable the output clocks. To enable the output clock, the OE pin needs to be logic high and the I^2C output enable bit needs to be logic high. There are two methods to disable the output clocks: the OE is pulled to a logic low, or the I^2C enable bit is set to a logic low. The OE pins is required to be driven at all time and even though it has an internal 100 k Ω resistor.

2.2. OE Assertion

The OE signals are active high inputs used for synchronous stopping and starting the DIFF output clocks respectively while the rest of the clock generator continues to function. The assertion of the OE signal by making it logic high causes stopped respective DIFF outputs to resume normal operation. No short or stretched clock pulses are produced when the clock resumes. The maximum latency from the assertion to active outputs is no more than two to six output clock cycles.

2.3. OE Deassertion

When the OE pin is deasserted by making it logic low, the corresponding DIFF output is stopped, and the final output state is driven low.



3. Test and Measurement Setup

This diagram shows the test load configuration for differential clock signals.







Figure 2. Differential Output Signals (for AC Parameters Measurement)





Figure 3. Single-ended Measurement for Differential Output Signals (for AC Parameters Measurement)



4. Control Registers

4.1. I²C Interface

To enhance the flexibility and function of the clock buffer, an I^2C interface is provided. Through the I^2C Interface, various device functions are available, such as individual clock output enable. The registers associated with the I^2C Interface initialize to their default setting at power-up. The use of this interface is optional. Clock device register changes are normally made at system initialization, if any are required. Power management functions can only be programed in program mode and not in normal operation modes.

4.2. Data Protocol

The I²C protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, access the bytes in sequential order from lowest to highest (most significant bit first) with the ability to stop after any complete byte is transferred. For byte write and byte read operations, the system controller can access individually indexed bytes.

The block write and block read protocol is outlined in Table 4 while Table 5 outlines byte write and byte read protocol. The slave receiver address is 11010110 (D6h).

| | Block Write Protocol | Block Read Protocol | | | |
|-------|-------------------------------|---------------------|-----------------------------------|--|--|
| Bit | Description | Bit | Description | | |
| 1 | Start | 1 | Start | | |
| 8:2 | Slave address—7 bits | 8:2 | Slave address—7 bits | | |
| 9 | Write | 9 | Write | | |
| 10 | Acknowledge from slave | 10 | Acknowledge from slave | | |
| 18:11 | Command Code—8 bits | 18:11 | Command Code—8 bits | | |
| 19 | Acknowledge from slave | 19 | Acknowledge from slave | | |
| 27:20 | Byte Count—8 bits | 20 | Repeat start | | |
| 28 | Acknowledge from slave | 27:21 | Slave address—7 bits | | |
| 36:29 | Data byte 1—8 bits | 28 | Read = 1 | | |
| 37 | Acknowledge from slave | 29 | Acknowledge from slave | | |
| 45:38 | Data byte 2—8 bits | 37:30 | Byte Count from slave—8 bits | | |
| 46 | Acknowledge from slave | 38 | Acknowledge | | |
| | Data Byte /Slave Acknowledges | 46:39 | Data byte 1 from slave—8 bits | | |
| | Data Byte N—8 bits | 47 | Acknowledge | | |
| | Acknowledge from slave | 55:48 | Data byte 2 from slave—8 bits | | |
| | Stop | 56 | Acknowledge | | |
| | | | Data bytes from slave/Acknowledge | | |
| | | | Data Byte N from slave–8 bits | | |
| | | | NOT Acknowledge | | |
| | | | Stop | | |

Table 4. Block Read and Block Write Protocol



| | Byte Write Protocol | Byte Read Protocol | | |
|-------|------------------------|--------------------|------------------------|--|
| Bit | Description | Bit | Description | |
| 1 | Start | 1 | Start | |
| 8:2 | Slave address–7 bits | 8:2 | Slave address–7 bits | |
| 9 | Write | 9 | Write | |
| 10 | Acknowledge from slave | 10 | Acknowledge from slave | |
| 18:11 | Command Code–8 bits | 18:11 | Command Code–8 bits | |
| 19 | Acknowledge from slave | 19 | Acknowledge from slave | |
| 27:20 | Data byte–8 bits | 20 | Repeated start | |
| 28 | Acknowledge from slave | 27:21 | Slave address–7 bits | |
| 29 | Stop | 28 | Read | |
| | | 29 | Acknowledge from slave | |
| | | 37:30 | Data from slave–8 bits | |
| | | 38 | NOT Acknowledge | |
| | | 39 | Stop | |

| Table J. Dyle Read and Dyle write Fioloco |
|---|
|---|



Control Register 0. Byte 0

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | | | | | | | | |
| Туре | R/W |

Reset settings = 00000000

| Bit | Name | Function |
|-----|----------|----------|
| 7:0 | Reserved | |

Control Register 1. Byte 1

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | | | | | | | | |
| Туре | R/W |

Reset settings = 00000000

| Bit | Name | Function |
|-----|----------|----------|
| 7:0 | Reserved | |



Control Register 2. Byte 2

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|----------|----------|-----|-----|-----|-----|-----|-----|
| Name | DIFF0_OE | DIFF1_OE | | | | | | |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Reset settings = 11000000

| Bit | Name | Function |
|-----|----------|---|
| 7 | DIFF0_OE | Output Enable for DIFF0. 0: Output disabled. 1: Output enabled. |
| 6 | DIFF1_OE | Output Enable for DIFF1 0: Output disabled. 1: Output enabled. |
| 5:0 | Reserved | |

Control Register 3. Byte 3

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|---------------|-----|-----|-----|----------------|-----|-----|-----|
| Name | Rev Code[3:0] | | | | Vendor ID[3:0] | | | |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Reset settings = 00001000

| Bit | Name | Function |
|-----|----------------|-----------------------------|
| 7:4 | Rev Code[3:0] | Program Revision Code. |
| 3:0 | Vendor ID[3:0] | Vendor Identification Code. |

Control Register 4. Byte 4

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|---------|-----|-----|-----|-----|-----|-----|-----|
| Name | BC[7:0] | | | | | | | |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Reset settings = 00000110

| Bit | Name | Function |
|-----|---------|----------------------|
| 7:0 | BC[7:0] | Byte Count Register. |



Control Register 5. Byte 5

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|------|--------------|------------------|------------------|------------------|-----|-----|-----|-----|
| Name | DIFF_Amp_Sel | DIFF_Amp_Cntl[2] | DIFF_Amp_Cntl[1] | DIFF_Amp_Cntl[0] | | | | |
| Туре | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Reset settings = 11011000

| Bit | Name | Function | | | | |
|-----|------------------|---|--|--|--|--|
| 7 | DIFF_Amp_Sel | Amplitude Control for DIFF Differential Outputs.0: Differential outputs with Default amplitude.1: Differential outputs amplitude is set by Byte 5[6:4]. | | | | |
| 6 | DIFF_Amp_Cntl[2] | DIFF Differential Outputs Amplitude Adjustment. | | | | |
| 5 | DIFF_Amp_Cntl[1] | 000: 300 mV 001: 400 mV 010: 500 mV 011: 600 mV | | | | |
| 4 | DIFF_Amp_Cntl[0] | 100: 700 mV 101: 800 mV 110: 900 mV 111: 1000 mV | | | | |
| 3:0 | Reserved | | | | | |



5. Pin Descriptions: 24-Pin QFN



Figure 4. 24-Pin QFN

Table 6. Si53152 24-Pin QFN Descriptions

| Pin # | Name | Туре | Description |
|-------|----------|--------|---|
| 1 | VDD | PWR | 3.3 V power supply. |
| 2 | NC | NC | No connect. |
| 3 | VDD | PWR | 3.3 V power supply. |
| 4 | VSS | GND | Ground. |
| 5 | OE_DIFF0 | I,PU | Active high input pin enables DIFF0 (internal 100 k Ω pull-up). Refer to Table 1 on page 4 for OE specifications. |
| 6 | VDD | PWR | 3.3 V power supply. |
| 7 | NC | NC | No connect. |
| 8 | NC | NC | No connect. |
| 9 | NC | NC | No connect. |
| 10 | NC | NC | No connect. |
| 11 | NC | NC | No connect. |
| 12 | VDD | PWR | 3.3 V power supply. |
| 13 | DIFF0 | O, DIF | 0.7 V, 100 MHz differential clock. |
| 14 | DIFF0 | O, DIF | 0.7 V, 100 MHz differential clock. |
| 15 | DIFF1 | O, DIF | 0.7 V, 100 MHz differential clock. |



| Pin # | Name | Туре | Description |
|-------|----------|--------|--|
| 16 | DIFF1 | O, DIF | 0.7 V, 100 MHz differential clock. |
| 17 | VDD | PWR | 3.3 V power supply. |
| 18 | OE_DIFF1 | I,PU | Active high input pin enables DIFF1 (internal 100 k Ω pull-up). Refer to Table 1 on page 4 for OE specifications. |
| 19 | SCLK | I | SMBus compatible SCLOCK. |
| 20 | SDATA | I/O | SMBus compatible SDATA. |
| 21 | VDD | PWR | 3.3 V power supply. |
| 22 | DIFFIN | I | 0.7 V Differential True Input, typically 100 MHz. Input frequency range 100 to 210 MHz. |
| 23 | DIFFIN | 0 | 0.7 V Differential Complement Input, typically 100 MHz. Input frequency range 100 to 210 MHz. |
| 24 | VSS | GND | Ground. |
| 25 | GND | GND | Ground for bottom pad of the IC. |

Table 6. Si53152 24-Pin QFN Descriptions (Continued)



6. Ordering Guide

| Part Number | Package Type | Temperature | |
|-----------------|--------------------------|------------------------|--|
| Lead-free | | | |
| Si53152-A01AGM | 24-pin QFN | Extended, -40 to 85 °C | |
| Si53152-A01AGMR | 24-pin QFN—Tape and Reel | Extended, -40 to 85 °C | |



7. Package Outline

Figure 5 illustrates the package details for the Si53152. Table 7 lists the values for the dimensions shown in the illustration.



Figure 5. 24-Pin Quad Flat No Lead (QFN) Package

| Symbol | | Millimeters | | | |
|--------|----------|-------------|------|--|--|
| | Min | Nom | Мах | | |
| А | 0.70 | 0.75 | 0.80 | | |
| A1 | 0.00 | 0.025 | 0.05 | | |
| b | 0.20 | 0.25 | 0.30 | | |
| D | 4.00 BSC | | | | |
| D2 | 2.60 | 2.70 | 2.80 | | |
| е | 0.50 BSC | | | | |
| E | | 4.00 BSC | | | |
| E2 | 2.60 | 2.70 | 2.80 | | |
| L | 0.30 | 0.40 | 0.50 | | |
| aaa | 0.10 | | | | |
| bbb | 0.10 | | | | |
| CCC | 0.08 | | | | |
| ddd | | 0.07 | | | |

Table 7. Package Diagram Dimensions

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

- **2.** Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MO-220, variation VGGD-8
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components



DOCUMENT CHANGE LIST

Revision 0.1 to Revision 1.0

- Updated Features and Description.
- Updated Table 2.
- Updated Table 3.
- Updated Section 4.1.



CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analogintensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

