8-bit Microcontrollers

CMOS

New 8FX MB95260H/270H/280H Series

MB95F262H/F262K/F263H/F263K/F264H/F264K MB95F272H/F272K/F273H/F273K/F274H/F274K MB95F282H/F282K/F283H/F283K/F284H/F284K

■ DESCRIPTION

MB95260H/270H/280H are series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of these series contain a variety of peripheral resources.

■ FEATURES

• F2MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- · 16-bit arithmetic operations
- · Bit test branch instructions
- Bit manipulation instructions, etc.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

- Clock (main OSC clock and sub-OSC clock are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K)
 - · Selectable main clock source

Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz) External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz) Main CR clock (1/8/10 MHz ±3%, maximum machine clock frequency: 10 MHz)

· Selectable subclock source

Sub-OSC clock (32.768 kHz)

External clock (32.768 kHz)

Sub CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)

- Timer
 - 8/16-bit composite timer
 - Time-base timer
 - · Watch prescaler
- LIN-UART (only available on MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K)
 - · Full duplex double buffer
 - · Capable of clock-synchronized serial data transfer and clock-asynchronized serial data transfer



(Continued)

- External interrupt
 - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
 - Can be used to wake up the device from different low power consumption (standby) modes
- 8/10-bit A/D converter
 - 8-bit or 10-bit resolution can be selected.
- Low power consumption (standby) modes
 - Stop mode
 - Sleep mode
 - · Watch mode
 - Time-base timer mode
- I/O port (Max: 17) (MB95F262K/F263K/F264K)
 - General-purpose I/O ports (Max):

CMOS I/O: 15, N-ch open drain: 2

- I/O port (Max: 16) (MB95F262H/F263H/F264H)
 - General-purpose I/O ports (Max):

CMOS I/O: 15, N-ch open drain: 1

- I/O port (Max: 5) (MB95F272K/F273K/F274K)
 - General-purpose I/O ports (Max):

CMOS I/O: 3, N-ch open drain: 2

- I/O port (Max: 4) (MB95F272H/F273H/F274H)
 - General-purpose I/O ports (Max):

CMOS I/O: 3, N-ch open drain: 1

- I/O port (Max: 13) (MB95F282K/F283K/F284K)
 - General-purpose I/O ports (Max):

CMOS I/O: 11, N-ch open drain: 2

- I/O port (Max: 12) (MB95F282H/F283H/F284H)
 - General-purpose I/O ports (Max):

CMOS I/O: 11, N-ch open drain: 1

- · On-chip debug
 - 1-wire serial control
 - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
 - · Built-in hardware watchdog timer
 - Built-in software watchdog timer
- · Power-on reset
 - A power-on reset is generated when the power is switched on.
- Low-voltage detection reset circuit
 - · Built-in low-voltage detector
- Clock supervisor counter
 - Built-in clock supervisor counter function
- Programmable port input voltage level
 - CMOS input level / hysteresis input level
- Dual operation Flash memory
 - The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
- Flash memory security function
 - · Protects the content of the Flash memory

■ PRODUCT LINE-UP

MB95260H Series

| • MB95260H | , | T | T | T | T | T | | | | | |
|-----------------------|---|---|-------------------|----------------------------------|-----------------|-----------------|--|--|--|--|--|
| Part number | | | | | | | | | | | |
| | MB95F262H | MB95F263H | MB95F264H | MB95F262K | MB95F263K | MB95F264K | | | | | |
| Parameter | | | | | | | | | | | |
| Туре | Flash memory product | | | | | | | | | | |
| Clock | | | | - , , | | | | | | | |
| | It supervises th | e main clock os | scillation. | | | | | | | | |
| counter | · | | | | | | | | | | |
| Flash memory | 8 Kbyte | 12 Kbyte | 20 Kbyte | 8 Kbyte | 12 Kbyte | 20 Kbyte | | | | | |
| capacity | - | 12 Kbyte | 20 Kbyte | o Royle | 12 Kbyle | 20 Kbyte | | | | | |
| RAM capacity | 240 bytes | 496 bytes | 496 bytes | 240 bytes | 496 bytes | 496 bytes | | | | | |
| Power-on reset | | | Y | es | | | | | | | |
| Low-voltage | | No | | | Yes | | | | | | |
| detection reset | | | | | | | | | | | |
| Reset input | | Dedicated | | Se | lected by softw | are | | | | | |
| | Number of base | | | | | | | | | | |
| | Instruction bit | | : 8 bits | | | | | | | | |
| | Instruction le | | : 1 to 3 | | | | | | | | |
| | Data bit length : 1, 8 and 16 bits Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz) | | | | | | | | | | |
| | Interrupt prod | | | (machine clock | | | | | | | |
| | I/O ports (Ma | | r - | I/O ports (Ma | • • | , | | | | | |
| General- | • CMOS I/O : 15 | | | | | | | | | | |
| purpose I/O | N-ch open dr | ain: 1 | | N-ch open dr | ain: 2 | | | | | | |
| Time-base timer | Interval time: 0 | .256 ms to 8.3 s | s (external clock | frequency = 4 | MHz) | | | | | | |
| Hardware/ | Reset genera | | | | | | | | | | |
| software | | tion clock at 10 | | | | | | | | | |
| watchdog timer | | | | e clock of the ha | ardware watcho | log timer. | | | | | |
| Wild register | It can be used | to replace three | bytes of data. | | | | | | | | |
| | A wide range | | | e selected by a | dedicated relo | ad timer. | | | | | |
| | It has a full duplex double buffer. Clask synabranized earliel data transfer and clask soundbranized earliel data transfer is an | | | | | | | | | | |
| LIN-UART | Clock-synchronized serial data transfer and clock-asynchronized serial data transfer is en- abled | | | | | | | | | | |
| | abled. The LIN function can be used as a LIN master or a LIN slave. | | | | | | | | | | |
| 8/10-bit A/D | 6 channels | | a ao a En Cinado | .01 01 4 2114 0144 | <u> </u> | | | | | | |
| 0, . 0 .5 2 | 8-bit or 10-bit re | esolution can be | e selected | | | | | | | | |
| | | | o delected. | | | | | | | | |
| | | 2 channels The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". | | | | | | | | | |
| 8/16-bit | | • | | | | | | | | | |
| composite timer | It has built-in timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (seven types) and external clocks. | | | | | | | | | | |
| | It can output square wave. | | | | | | | | | | |
| External | 6 channels | | | | | | | | | | |
| External interrupt | Interrupt by e | dge detection (| The rising edge | , falling edge, o | r both edges ca | n be selected.) | | | | | |
| πισπαρι | It can be use | d to wake up th | e device from th | e standby mod | e. | , | | | | | |
| On-chip debug | 1-wire serial | | | | | | | | | | |
| Cit chip debug | It supports se | erial writing. (as | ynchronous mo | de) | | | | | | | |
| | Continued | | | | | | | | | | |

(Continued)

4

| (Continucu) | | _ | _ | _ | | _ | |
|-----------------|--|------------------|-----------------|---------------|-----------|-----------|--|
| Part number | MB95F262H | MB95F263H | MB95F264H | MB95F262K | MB95F263K | MB95F264K | |
| Parameter | | | | | | | |
| Watch prescaler | Eight different t | ime intervals ca | an be selected. | | | | |
| illiaen mamorv | It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Number of program/erase cycles: 100000 Data retention time: 20 years Flash security feature for protecting the content of the Flash memory | | | | | | |
| Standby mode | Sleep mode, st | op mode, watch | n mode, time-ba | se timer mode | | | |
| Package | DIP-24P-M07 LCC-32P-M19 FPT-20P-M09 FPT-20P-M10 | | | | | | |

• MB95270H Series

| Part number | | | | | | | | | | | | |
|---|--|---|---|--------------------------------|---|-----------------|--|--|--|--|--|--|
| | MB95F272H | MB95F273H | MB95F274H | MB95F272K | MB95F273K | MB95F274K | | | | | | |
| Parameter | | | | | | | | | | | | |
| Туре | | Flash memory product | | | | | | | | | | |
| Clock supervisor counter | It supervises th | supervises the main clock oscillation. | | | | | | | | | | |
| Flash memory capacity | 8 Kbyte | 12 Kbyte | 20 Kbyte | 8 Kbyte | 12 Kbyte | 20 Kbyte | | | | | | |
| RAM capacity | 240 bytes | 496 bytes | 496 bytes | 240 bytes | 496 bytes | 496 bytes | | | | | | |
| Power-on reset | | | Y | es | | | | | | | | |
| Low-voltage detection reset | | No | | | Yes | | | | | | | |
| Reset input | | Dedicated | | Se | lected by softwa | are | | | | | | |
| CPU functions | Instruction bitInstruction letData bit lengt | ngth th ruction execution | : 8 bits : 1 to 3 : 1, 8 ar on time : 61.5 n | nd 16 bits is (machine cloc | ck frequency = ⁻ c frequency = 16 | | | | | | | |
| General- purpose I/O | CMOS I/ON-ch open dr | • I/O ports (Max) : 4 | | | | | | | | | | |
| Time-base timer | Interval time: 0. | .256 ms to 8.3 s | s (external clock | frequency = 4 | MHz) | | | | | | | |
| Hardware/ software watchdog timer | Main oscilla | Reset generation cycle Main oscillation clock at 10 MHz: 105 ms (Min) The sub-internal CR clock can be used as the source clock of the hardware watchdog timer. | | | | | | | | | | |
| Wild register | | to replace three | bytes of data. | | | | | | | | | |
| LIN-UART | No LIN-UART | | | | | | | | | | | |
| 8/10-bit A/D | 2 channels | | | | | | | | | | | |
| converter | 8-bit or 10-bit re | esolution can be | e selected. | | | | | | | | | |
| 8/16-bit composite timer | It has built-inCount clock: | 1 channel The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". It has built-in timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (seven types) and external clocks. It can output square wave. | | | | | | | | | | |
| External | 2 channels | | | | | | | | | | | |
| interrupt | Interrupt by eIt can be use | dge detection (and to wake up the | | | r both edges ca | n be selected.) | | | | | | |
| On-chip debug | 1-wire serialIt supports se | | ynchronous mo | de) | | | | | | | | |
| Watch prescaler | Eight different t | ime intervals ca | n be selected. | | | | | | | | | |
| Flash memory | It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Number of program/erase cycles: 100000 Data retention time: 20 years Flash security feature for protecting the content of the Flash memory | | | | | | | | | | | |
| | Flash security | v feature for pro | tecting the cont | ent of the Flach | memory | | | | | | | |
| Standby mode | Flash security Sleep mode, st | | | | n memory | | | | | | | |

• MB95280H Series

| Part number | Series | | | | | | | | | | | |
|---|---|---|-------------------------------------|---|------------------|--------------------------------|--|--|--|--|--|--|
| | MB95F282H | MB95F283H | MB95F284H | MB95F282K | MB95F283K | MB95F284K | | | | | | |
| | MID301 Z0Z11 | WID301 20011 | MID301 20411 | MID301 ZOZIK | MID301 2001C | MB301 204K | | | | | | |
| Parameter | | Flash memory product | | | | | | | | | | |
| Type | | | Flash mem | ory product | | | | | | | | |
| counter | It supervises th | e main clock os | scillation. | | | | | | | | | |
| Flash memory capacity | 8 Kbyte | 12 Kbyte | 20 Kbyte | 8 Kbyte | 12 Kbyte | 20 Kbyte | | | | | | |
| RAM capacity | 240 bytes | 496 bytes | 496 bytes | 240 bytes | 496 bytes | 496 bytes | | | | | | |
| Power-on reset | | | Y | es | | | | | | | | |
| Low-voltage detection reset | | No | | | Yes | | | | | | | |
| Reset input | | Dedicated | | Se | lected by softw | are | | | | | | |
| CPU functions | Instruction bitInstruction letData bit lengtMinimum inst | Number of basic instructions : 136 Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8 and 16 bits Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz) Interrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz) | | | | | | | | | | |
| purpose I/O | I/O ports (MaCMOS I/ON-ch open dr | : 11 ain: 1 | | I/O ports (MaCMOS I/ON-ch open dr | : 11 ain: 2 | | | | | | | |
| Time-base timer | Interval time: 0. | .256 ms to 8.3 s | s (external clock | frequency = 4 | MHz) | | | | | | | |
| Hardware/ software watchdog timer | | tion clock at 10 | MHz: 105 ms (I n be used as the | | of the hardware | watchdog timer. | | | | | | |
| Wild register | It can be used | to replace three | bytes of data. | | | | | | | | | |
| LIN-UART | A wide range It has a full do Clock-synchroabled The LIN function | uplex double bu onized serial da | ffer. Ita transfer and | clock-asynchro | nized serial dat | ad timer. a transfer is en- | | | | | | |
| 8/10-bit A/D | 5 channels | | | | | | | | | | | |
| converter | 8-bit or 10-bit re | esolution can be | e selected. | | | | | | | | | |
| | 1 channel The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". It has built-in timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (seven types) and external clocks. It can output square wave. | | | | | | | | | | | |
| External | 6 channels | | | | | | | | | | | |
| | It can be use | d to wake up the | The rising edge e device from st | | r both edges ca | n be selected.) | | | | | | |
| iOn-chip debud | 1-wire serial orIt supports se | | ynchronous mo | de) | | | | | | | | |

| (Continuca) | | | | | | | |
|-----------------|--|------------------|-----------------|-----------|-----------|-----------|--|
| Part number | | | | | | | |
| | MB95F282H | MB95F283H | MB95F284H | MB95F282K | MB95F283K | MB95F284K | |
| Parameter | | | | | | | |
| Watch prescaler | Eight different t | ime intervals ca | an be selected. | | | | |
| Flach momony | It supports automatic programming, Embedded Algorithm, program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Number of program/erase cycles: 100000 Data retention time: 20 years Flash security feature for protecting the content of the Flash memory | | | | | | |
| Standby mode | Sleep mode, stop mode, watch mode, time-base timer mode | | | | | | |
| Package | LCC-32P-M19 DIP-16P-M06 FPT-16P-M06 | | | | | | |

■ PACKAGES AND CORRESPONDING PRODUCTS

| Part number Package | MB95F 262H | MB95F 262K | MB95F 263H | MB95F 263K | MB95F 264H | MB95F 264K | MB95F 272H | MB95F 272K | MB95F 273H | MB95F 273K | MB95F 274H | MB95F 274K |
|---------------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| DIP-24P-M07 | 0 | 0 | 0 | 0 | 0 | 0 | Χ | Χ | Χ | Х | Χ | Х |
| FPT-20P-M09 | 0 | 0 | 0 | 0 | 0 | 0 | Х | Х | Х | Х | Х | Х |
| FPT-20P-M10 | 0 | 0 | 0 | 0 | 0 | 0 | Χ | Χ | Х | Х | Χ | Х |
| DIP-16P-M06 | Х | Х | Х | Х | Х | Х | Χ | Χ | Х | Х | Х | Х |
| FPT-16P-M06 | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х | Х |
| DIP-8P-M03 | Х | Х | Х | Х | Х | Х | 0 | 0 | 0 | 0 | 0 | 0 |
| FPT-8P-M08 | Х | Х | Х | Х | Х | Х | 0 | 0 | 0 | 0 | 0 | 0 |
| LCC-32P-M19 | 0 | 0 | 0 | 0 | 0 | 0 | Х | Х | Х | Х | Х | Х |

| Part number | MB95F 282H | MB95F 282K | MB95F 283H | MB95F 283K | MB95F 284H | MB95F 284K |
|-------------|---------------|---------------|---------------|---------------|---------------|---------------|
| DIP-24P-M07 | Χ | Χ | Χ | Χ | Χ | Χ |
| FPT-20P-M09 | Х | Х | Х | Х | Х | Х |
| FPT-20P-M10 | Х | Χ | Χ | Χ | Х | Χ |
| DIP-16P-M06 | 0 | 0 | 0 | 0 | 0 | 0 |
| FPT-16P-M06 | 0 | 0 | 0 | 0 | 0 | 0 |
| DIP-8P-M03 | Х | Х | Х | Х | Х | Х |
| FPT-8P-M08 | Х | Х | Х | Х | Х | Х |
| LCC-32P-M19 | 0 | 0 | 0 | 0 | 0 | 0 |

O: Available X: Unavailable

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

• Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write. For details of current consumption, see "

ELECTRICAL CHARACTERISTICS".

Package

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSION".


Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "■ ELECTRICAL CHARACTERISTICS".

• On-chip debug function

The on-chip debug function requires that Vcc, Vss and 1 serial-wire be connected to an evaluation tool. In addition, if the Flash memory data has to be updated, the PF2/RST pin must also be connected to the same evaluation tool.

■ PIN ASSIGNMENT 99999999 32 31 30 29 28 27 26 25 X1/PF1 P07/INT07 X0/PF0 P12/EC0/DBG 2 23 (TOP VIEW) P06/INT06/TO01 Vss 22 32 pins X1A/PG2 P05/INT05/AN05/TO00 21 X0A/PG1 P04/INT04/AN04/SIN/EC0 LCC-32P-M19 Vcc 19 P03/INT03/AN03/SOT 7 The number of usable pins is 20.18 P02/INT02/AN02/SCK С RST/PF2 P01/AN01 10 11 12 13 14 15 16 TO11/P63 TO10/P62 NC NC NC NC P00/AN00 P64/EC1 X0/PF0 Γ 24 ☐ P12/EC0/DBG 1 NC [2 23 ∃NC (TOP VIEW) X1/PF1 [3 7 P07/INT07 22 24 pins 4 21 P06/INT06/TO01 Vss □ X1A/PG2 [5 20 ☐ P05/INT05/AN05/TO00 X0A/PG1 ☐ P04/INT04/AN04/SIN/EC0 6 19 DIP-24P-M07 Vcc [7 18 P03/INT03/AN03/SOT 8 17 P02/INT02/AN02/SCK СГ RST/PF2 9 16 □ P01/AN01 □ P00/AN00 TO10/P62 [10 15 The number of usable pins is 20. NC [11 14 □ NC 12 □ P64/EC1 TO11/P63 [13 X0/PF0 Γ 20 ☐ P12/EC0/DBG 1 X1/PF1 Γ 2 □ P07/INT07 19 (TOP VIEW) Vss [3 18 P06/INT06/TO01 20 pins X1A/PG2 □ 4 P05/INT05/AN05/TO00 X0A/PG1 [5 16 □ P04/INT04/AN04/SIN/EC0 P03/INT03/AN03/SOT 6 15 Vcc [FPT-20P-M09 C 7 FPT-20P-M10 14 P02/INT02/AN02/SCK RST/PF2 □ 8 13 7 P01/AN01 TO10/P62 □ 9 12 □ P00/AN00 10 11 7 P64/EC1 TO11/P63 [



■ PIN DESCRIPTION (MB95260H Series, 32 pins)

| Pin no. | Pin name | I/O circuit type* | Function |
|---------|----------|-------------------------|---|
| 4 | PF1 | - В | General-purpose I/O port |
| 1 | X1 | | Main clock I/O oscillation pin |
| 0 | PF0 | - В | General-purpose I/O port |
| 2 | X0 | | Main clock input oscillation pin |
| 3 | Vss | _ | Power supply pin (GND) |
| 4 | PG2 | - C | General-purpose I/O port |
| 4 | X1A |] | Subclock I/O oscillation pin |
| 5 - | PG1 | - C | General-purpose I/O port |
| 5 | X0A |] [| Subclock input oscillation pin |
| 6 | Vcc | _ | Power supply pin |
| 7 | С | _ | Capacitor connection pin |
| | PF2 | | General-purpose I/O port |
| 8 | RST | A | Reset pin This is a dedicated reset pin in MB95F262H/F263H/F264H. |
| 9 | P63 | D | General-purpose I/O port High-current pin |
| | TO11 | 1 | 8/16-bit composite timer ch. 1 output pin |
| 10 | P62 | D | General-purpose I/O port High-current pin |
| | TO10 | 1 | 8/16-bit composite timer ch. 1 output pin |
| 11 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 12 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 13 | NC | <u> </u> | It is an internally connected pin. Always leave it unconnected. |
| 14 | NC | <u> </u> | It is an internally connected pin. Always leave it unconnected. |
| 4.5 | P00 | _ | General-purpose I/O port |
| 15 | AN00 | - E | A/D converter analog input pin |
| 16 | P64 | Б | General-purpose I/O port |
| 16 | EC1 | - D | 8/16-bit composite timer ch. 1 clock input pin |
| 17 | P01 | - E | General-purpose I/O port |
| 17 | AN01 | | A/D converter analog input pin |
| | P02 | | General-purpose I/O port |
| 18 | INT02 | E | External interrupt input pin |
| 10 | AN02 |] - | A/D converter analog input pin |
| | SCK | | LIN-UART clock I/O pin |
| | P03 | | General-purpose I/O port |
| 19 | INT03 | E | External interrupt input pin |
| 13 | AN03 | | A/D converter analog input pin |
| | SOT | | LIN-UART data output pin |

| Pin no. | Pin name | I/O circuit type* | Function |
|---------|----------|-------------------------|---|
| | P04 | | General-purpose I/O port |
| | INT04 | | External interrupt input pin |
| 20 | AN04 | F | A/D converter analog input pin |
| | SIN | | LIN-UART data input pin |
| | EC0 | | 8/16-bit composite timer ch. 0 clock input pin |
| | P05 | | General-purpose I/O port High-current pin |
| 21 | INT05 | E | External interrupt input pin |
| | AN05 | | A/D converter analog input pin |
| | TO00 | | 8/16-bit composite timer ch. 0 output pin |
| | P06 | _ | General-purpose I/O port High-current pin |
| 22 | INT06 | G | External interrupt input pin |
| | TO01 | | 8/16-bit composite timer ch. 0 output pin |
| | P12 | | General-purpose I/O port |
| 23 | EC0 | Н | 8/16-bit composite timer ch. 0 clock input pin |
| | DBG | | DBG input pin |
| 24 | P07 | G | General-purpose I/O port |
| 24 | INT07 | | External interrupt input pin |
| 25 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 26 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 27 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 28 | NC | | It is an internally connected pin. Always leave it unconnected. |
| 29 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 30 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 31 | NC | | It is an internally connected pin. Always leave it unconnected. |
| 32 | NC | | It is an internally connected pin. Always leave it unconnected. |

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN DESCRIPTION (MB95260H Series, 24 pins)

| Pin no. | Pin name | I/O circuit type* | Function |
|---------|----------|-------------------------|---|
| 1 | PF0 | В | General-purpose I/O port |
| | X0 | В | Main clock input oscillation pin |
| 2 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 3 | PF1 | В | General-purpose I/O port |
| | X1 | | Main clock I/O oscillation pin |
| 4 | Vss | _ | Power supply pin (GND) |
| 5 - | PG2 | С | General-purpose I/O port |
| | X1A | | Subclock I/O oscillation pin |
| 6 | PG1 | С | General-purpose I/O port |
| | X0A | | Subclock input oscillation pin |
| 7 | Vcc | _ | Power supply pin |
| 8 | С | _ | Capacitor connection pin |
| | PF2 | | General-purpose I/O port |
| 9 | RST | А | Reset pin This is a dedicated reset pin in MB95F262H/F263H/F264H. |
| 10 | P62 | D | General-purpose I/O port High-current pin |
| - | TO10 | | 8/16-bit composite timer ch. 1 output pin |
| 11 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 12 | P63 | D | General-purpose I/O port High-current pin |
| | TO11 | | 8/16-bit composite timer ch. 1 output pin |
| 13 | P64 | D | General-purpose I/O port |
| 13 | EC1 | | 8/16-bit composite timer ch. 1 clock input pin |
| 14 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 15 | P00 | Е | General-purpose I/O port |
| 15 | AN00 | | A/D converter analog input pin |
| 16 | P01 | Е | General-purpose I/O port |
| 10 | AN01 | | A/D converter analog input pin |
| | P02 | | General-purpose I/O port |
| 17 | INT02 | E | External interrupt input pin |
| '/ | AN02 | | A/D converter analog input pin |
| | SCK | | LIN-UART clock I/O pin |

| Pin no. | Pin name | I/O circuit type* | Function |
|---------|----------|-------------------------|---|
| | P03 | | General-purpose I/O port |
| 10 | INT03 | E | External interrupt input pin |
| 18 — | AN03 | | A/D converter analog input pin |
| | SOT | | LIN-UART data output pin |
| | P04 | | General-purpose I/O port |
| | INT04 | | External interrupt input pin |
| 19 | AN04 | F | A/D converter analog input pin |
| | SIN | | LIN-UART data input pin |
| | EC0 | | 8/16-bit composite timer ch. 0 clock input pin |
| | P05 | | General-purpose I/O port High-current pin |
| 20 | INT05 | E | External interrupt input pin |
| | AN05 | | A/D converter analog input pin |
| | TO00 | | 8/16-bit composite timer ch. 0 output pin |
| | P06 | _ | General-purpose I/O port High-current pin |
| 21 | INT06 | G | External interrupt input pin |
| | TO01 | | 8/16-bit composite timer ch. 0 output pin |
| 00 | P07 | | General-purpose I/O port |
| 22 | INT07 | G | External interrupt input pin |
| 23 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| | P12 | | General-purpose I/O port |
| 24 | EC0 | Н | 8/16-bit composite timer ch. 0 clock input pin |
| | DBG | | DBG input pin |
| | | | |

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN DESCRIPTION (MB95260H Series, 20 pins)

| Pin no. | Pin name | I/O circuit type* | Function |
|---------|----------|-------------------------|---|
| 1 | PF0 | В | General-purpose I/O port |
| ' | X0 | | Main clock input oscillation pin |
| 2 | PF1 | В | General-purpose I/O port |
| 2 | X1 | Ь | Main clock I/O oscillation pin |
| 3 | Vss | _ | Power supply pin (GND) |
| 4 | PG2 | С | General-purpose I/O port |
| 4 | X1A | | Subclock I/O oscillation pin |
| Г | PG1 | 0 | General-purpose I/O port |
| 5 | X0A | С | Subclock input oscillation pin |
| 6 | Vcc | _ | Power supply pin |
| 7 | С | _ | Capacitor connection pin |
| | PF2 | | General-purpose I/O port |
| 8 | RST | А | Reset pin This is a dedicated reset pin in MB95F262H/F263H/F264H. |
| 9 | P62 | D | General-purpose I/O port High-current pin |
| | TO10 | | 8/16-bit composite timer ch. 1 output pin |
| 10 | P63 | D | General-purpose I/O port High-current pin |
| | TO11 | | 8/16-bit composite timer ch. 1 output pin |
| 11 | P64 | D | General-purpose I/O port |
| 11 | EC1 | 0 | 8/16-bit composite timer ch. 1 clock input pin |
| 12 | P00 | Е | General-purpose I/O port |
| 12 | AN00 | | A/D converter analog input pin |
| 10 | P01 | _ | General-purpose I/O port |
| 13 | AN01 | E | A/D converter analog input pin |
| | P02 | | General-purpose I/O port |
| 1.4 | INT02 | _ | External interrupt input pin |
| 14 | AN02 | E | A/D converter analog input pin |
| | SCK | | LIN-UART clock I/O pin |
| | P03 | | General-purpose I/O port |
| 15 | INT03 | E | External interrupt input pin |
| 15 | AN03 | | A/D converter analog input pin |
| | SOT | | LIN-UART data output pin |

| Pin no. | Pin name | I/O circuit type* | Function |
|---------|----------|-------------------------|--|
| | P04 | | General-purpose I/O port |
| | INT04 | | External interrupt input pin |
| 16 | AN04 | F | A/D converter analog input pin |
| | SIN | | LIN-UART data input pin |
| | EC0 | | 8/16-bit composite timer ch. 0 clock input pin |
| | P05 | | General-purpose I/O port High-current pin |
| 17 | INT05 | E | External interrupt input pin |
| | AN05 | | A/D converter analog input pin |
| | TO00 | | 8/16-bit composite timer ch. 0 output pin |
| | P06 | _ | General-purpose I/O port High-current pin |
| 18 | INT06 | G | External interrupt input pin |
| | TO01 | | 8/16-bit composite timer ch. 0 output pin |
| 19 — | P07 | G | General-purpose I/O port |
| 19 | INT07 |] | External interrupt input pin |
| | P12 | | General-purpose I/O port |
| 20 | EC0 | Н | 8/16-bit composite timer ch. 0 clock input pin |
| | DBG | | DBG input pin |

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN DESCRIPTION (MB95270H Series, 8 pins)

| Pin no. | Pin name | I/O circuit type* | Function |
|---------|----------|-------------------------|---|
| 1 | Vss | _ | Power supply pin (GND) |
| 2 | Vcc | _ | Power supply pin |
| 3 | С | _ | Capacitor connection pin |
| | PF2 | | General-purpose I/O port |
| 4 | RST | A | Reset pin This pin is a dedicated reset pin in MB95F272H/F273H/F274H. |
| | P04 | | General-purpose I/O port |
| 5 | INT04 |] F | External interrupt input pin |
| 5 | AN04 | F | A/D converter analog input pin |
| - | EC0 | | 8/16-bit composite timer ch. 0 clock input pin |
| _ | P05 | _ | General-purpose I/O port High-current pin |
| 6 | AN05 | E | A/D converter analog input pin |
| - | TO00 | | 8/16-bit composite timer ch. 0 output pin |
| _ | P06 | | General-purpose I/O port High-current pin |
| 7 | INT06 | G | External interrupt input pin |
| | TO01 |] | 8/16-bit composite timer ch. 0 output pin |
| | P12 | | General-purpose I/O port |
| 8 | EC0 | Н | 8/16-bit composite timer ch. 0 clock input pin |
| - | DBG |] | DBG input pin |

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN DESCRIPTION (MB95280H Series, 32 pins)

| Pin no. | Pin name | I/O circuit type* | Function |
|-----------|----------|-------------------------|---|
| 4 | PF1 | В | General-purpose I/O port |
| 1 1 | X1 | В | Main clock I/O oscillation pin |
| 2 | PF0 | В | General-purpose I/O port |
| | X0 | В | Main clock input oscillation pin |
| 3 | Vss | _ | Power supply pin (GND) |
| 4 | PG2 | С | General-purpose I/O port |
| 4 | X1A | | Subclock I/O oscillation pin |
| 5 | PG1 | С | General-purpose I/O port |
| 5 | X0A | | Subclock input oscillation pin |
| 6 | Vcc | | Power supply pin |
| 7 | С | | Capacitor connection pin |
| | PF2 | | General-purpose I/O port |
| 8 | RST | Α | Reset pin This is a dedicated reset pin in MB95F282H/F283H/F284H. |
| 9 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 10 | NC | | It is an internally connected pin. Always leave it unconnected. |
| 11 | NC | | It is an internally connected pin. Always leave it unconnected. |
| 12 | NC | | It is an internally connected pin. Always leave it unconnected. |
| 13 | NC | | It is an internally connected pin. Always leave it unconnected. |
| 14 | NC | | It is an internally connected pin. Always leave it unconnected. |
| 15 | NC | | It is an internally connected pin. Always leave it unconnected. |
| 16 | NC | | It is an internally connected pin. Always leave it unconnected. |
| 17 | P01 | E | General-purpose I/O port |
| ., | AN01 | _ | A/D converter analog input pin |
| | P02 | | General-purpose I/O port |
| 18 | INT02 | E | External interrupt input pin |
| | AN02 | _ | A/D converter analog input pin |
| | SCK | | LIN-UART clock I/O pin |
| | P03 | | General-purpose I/O port |
| 19 | INT03 | Е | External interrupt input pin |
| 19 | AN03 | _ | A/D converter analog input pin |
| | SOT | | LIN-UART data output pin |
| \lfloor | P04 | | General-purpose I/O port |
| | INT04 | | External interrupt input pin |
| 20 | AN04 | F | A/D converter analog input pin |
| | SIN | | LIN-UART data input pin |
| | EC0 | | 8/16-bit composite timer ch. 0 clock input pin |

| Pin no. | Pin name | I/O circuit type* | Function |
|---------|----------|-------------------------|---|
| | P05 | | General-purpose I/O port High-current pin |
| 21 | INT05 | E | External interrupt input pin |
| | AN05 | | A/D converter analog input pin |
| _ | TO00 | | 8/16-bit composite timer ch. 0 output pin |
| | P06 | | General-purpose I/O port High-current pin |
| 22 | INT06 | G | External interrupt input pin |
| | TO01 | | 8/16-bit composite timer ch. 0 output pin |
| | P12 | | General-purpose I/O port |
| 23 | EC0 | Н | 8/16-bit composite timer ch. 0 clock input pin |
| _ | DBG | | DBG input pin |
| 24 | P07 | G | General-purpose I/O port |
| 24 | INT07 | 7 9 | External interrupt input pin |
| 25 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 26 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 27 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 28 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 29 | NC | | It is an internally connected pin. Always leave it unconnected. |
| 30 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 31 | NC | _ | It is an internally connected pin. Always leave it unconnected. |
| 32 | NC | | It is an internally connected pin. Always leave it unconnected. |

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".


■ PIN DESCRIPTION (MB95280H Series, 16 pins)


| Pin no. | Pin name | I/O circuit type* | Function |
|---------|----------|-------------------------|---|
| 1 | PF0 | В | General-purpose I/O port |
| ' | X0 | | Main clock input oscillation pin |
| 2 | PF1 | В | General-purpose I/O port |
| | X1 | В | Main clock I/O oscillation pin |
| 3 | Vss | _ | Power supply pin (GND) |
| 4 | PG2 | С | General-purpose I/O port |
| 4 | X1A | | Subclock I/O oscillation pin |
| 5 - | PG1 | С | General-purpose I/O port |
| | X0A | | Subclock input oscillation pin |
| 6 | Vcc | _ | Power supply pin |
| | PF2 | | General-purpose I/O port |
| 7 | RST | A | Reset pin This pin is a dedicated reset pin in MB95F282H/F283H/F284H. |
| 8 | С | _ | Capacitor connection pin |
| | P02 | | General-purpose I/O port |
| 9 | INT02 | E | External interrupt input pin |
| | AN02 | | A/D converter analog input pin |
| | SCK | | LIN-UART clock I/O pin |
| 10 | P01 | Е | General-purpose I/O port |
| | AN01 | | A/D converter analog input pin |
| | P03 | | General-purpose I/O port |
| 11 | INT03 | E | External interrupt input pin |
| '' [| AN03 | | A/D converter analog input pin |
| | SOT | | LIN-UART data output pin |
| | P04 | | General-purpose I/O port |
| | INT04 | | External interrupt input pin |
| 12 | AN04 | F | A/D converter analog input pin |
| | SIN | | LIN-UART data input pin |
| | EC0 | | 8/16-bit composite timer ch. 0 clock input pin |

| Pin no. | Pin name | I/O circuit type* | Function |
|---------|----------|-------------------------|--|
| | P05 | | General-purpose I/O port High-current pin |
| 13 | INT05 | E | External interrupt input pin |
| | AN05 | | A/D converter analog input pin |
| | TO00 | | 8/16-bit composite timer ch. 0 clock input pin |
| | P06 | G | General-purpose I/O port High-current pin |
| 14 | INT06 | | External interrupt input pin |
| | TO01 | | 8/16-bit composite timer ch. 0 clock input pin |
| 15 | P07 | G | General-purpose I/O port |
| 13 | INT07 | u | External interrupt input pin |
| | P12 | | General-purpose I/O port |
| 16 | EC0 | Н | 8/16-bit composite timer ch. 0 clock input pin |
| | DBG | | DBG input pin |

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE





■ NOTES ON DEVICE HANDLING

• Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than Vcc or a voltage lower than Vss is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "■ ELECTRICAL CHARAC-TERISTICS" is applied to the Vcc pin or the Vss pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

• Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

■ PIN CONNECTION

• Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k Ω . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

• Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the $V_{\rm CC}$ pin and the $V_{\rm SS}$ pin to the power supply and ground outside the device. In addition, connect the current supply source to the $V_{\rm CC}$ pin and the $V_{\rm SS}$ pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between the V_{CC} pin and the V_{SS} pin at a location close to this device.

• DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the Vcc or Vss pin when designing the layout of the printed circuit board. The DBG pin should not stay at "L" level after power-on until the reset output is released.

• RST pin


Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the \overline{RST} pin and the Vcc or Vss pin when designing the layout of the printed circuit board.


The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit of the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.

• C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S . For the connection to a smoothing capacitor C_S , see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the C_S pin when designing the layout of a printed circuit board.




■ BLOCK DIAGRAM (MB95260H Series)




■ BLOCK DIAGRAM (MB95270H Series)

28



■ BLOCK DIAGRAM (MB95280H Series)




■ CPU CORE

• Memory Space

The memory space of the MB95260H/270H/280H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95260H/270H/280H Series are shown below.

• Memory Maps



■ I/O MAP (MB95260H Series)

| Address | Register abbreviation | Register name | R/W | Initial value |
|-------------|-----------------------|--|---------|-----------------------|
| 0000н | PDR0 | Port 0 data register | R/W | 0000000В |
| 0001н | DDR0 | Port 0 direction register | R/W | 0000000В |
| 0002н | PDR1 | Port 1 data register | R/W | 0000000В |
| 0003н | DDR1 | Port 1 direction register | R/W | 0000000В |
| 0004н | _ | (Disabled) | _ | _ |
| 0005н | WATR | Oscillation stabilization wait time setting register | R/W | 111111111 |
| 0006н | _ | (Disabled) | _ | _ |
| 0007н | SYCC | System clock control register | R/W | 0000Х011в |
| 0008н | STBC | Standby control register | R/W | 00000XXX _B |
| 0009н | RSRR | Reset source register | R/W | 000XXXXXB |
| 000Ан | TBTC | Time-base timer control register | R/W | 0000000в |
| 000Вн | WPCR | Watch prescaler control register | R/W | 0000000в |
| 000Сн | WDTC | Watchdog timer control register | R/W | 00ХХ0000в |
| 000Dн | SYCC2 | System clock control register 2 | R/W | ХХ100011в |
| 000Ен | | | | |
| to | _ | (Disabled) | - | _ |
| 0015н | | | | |
| 0016н | PDR6 | Port 6 data register | R/W | 0000000в |
| 0017н | DDR6 | Port 6 direction register | R/W | 0000000в |
| 0018н | | (Dischlad) | | |
| to 0027⊦ | _ | (Disabled) | - | _ |
| 0028н | PDRF | Port F data register | R/W | 00000000в |
| 0029н | DDRF | Port F direction register | R/W | 00000000В |
| 002Ан | PDRG | Port G data register | R/W | 00000000в |
| 002Вн | DDRG | Port G direction register | R/W | 00000000В |
| 002Сн | PUL0 | Port 0 pull-up register | R/W | 00000000В |
| 002Dн | | - Construction of the cons | 1 7 7 7 | |
| to | _ | (Disabled) | _ | _ |
| 0034н | | | | |
| 0035н | PULG | Port G pull-up register | R/W | 0000000В |
| 0036н | T01CR1 | 8/16-bit composite timer 01 status control register 1 ch. 0 | R/W | 0000000В |
| 0037н | T00CR1 | 8/16-bit composite timer 00 status control register 1 ch. 0 | R/W | 0000000В |
| 0038н | T11CR1 | 8/16-bit composite timer 11 status control register 1 ch. 1 | R/W | 0000000В |
| 0039н | T10CR1 | 8/16-bit composite timer 10 status control register 1 ch. 1 | R/W | 0000000В |
| 003Ан | | | | |
| to | _ | (Disabled) | - | _ |
| 0048н | FI040 | Estamal interment aircuit control control of 0/sb 0 | D // / | 0000000 |
| 0049н | EIC10 | External interrupt circuit control register ch. 2/ch. 3 | R/W | 0000000В |

32

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|---|----------|---------------|
| 004Ан | EIC20 | External interrupt circuit control register ch. 4/ch. 5 | R/W | 0000000В |
| 004Вн | EIC30 | External interrupt circuit control register ch. 6/ch. 7 | R/W | 0000000В |
| 004Сн to 004Fн | _ | (Disabled) | | _ |
| 0050н | SCR | LIN-UART serial control register | R/W | 0000000В |
| 0051н | SMR | LIN-UART serial mode register | R/W | 0000000В |
| 0052н | SSR | LIN-UART serial status register | R/W | 00001000в |
| 0053н | RDR/TDR | LIN-UART receive/transmit data register | R/W | 0000000В |
| 0054н | ESCR | LIN-UART extended status control register | R/W | 00000100в |
| 0055н | ECCR | LIN-UART extended communication control register | R/W | 000000XXB |
| 0056н to 006Вн | _ | (Disabled) | _ | _ |
| 006Сн | ADC1 | 8/10-bit A/D converter control register 1 | R/W | 0000000В |
| 006Dн | ADC2 | 8/10-bit A/D converter control register 2 | R/W | 0000000В |
| 006Ен | ADDH | 8/10-bit A/D converter data register upper | R/W | 0000000В |
| 006Fн | ADDL | 8/10-bit A/D converter data register lower | R/W | 0000000В |
| 0070н | _ | (Disabled) | | _ |
| 0071н | FSR2 | Flash memory status register 2 | R/W | 0000000В |
| 0072н | FSR | Flash memory status register | R/W | 000Х0000в |
| 0073н | SWRE0 | Flash memory sector write control register 0 | R/W | 0000000В |
| 0074н | FSR3 | Flash memory status register 3 | R | 0000XXXXB |
| 0075н | _ | (Disabled) | _ | _ |
| 0076н | WREN | Wild register address compare enable register | R/W | 0000000В |
| 0077н | WROR | Wild register data test setting register | R/W | 0000000В |
| 0078н | _ | Mirror of register bank pointer (RP) and direct bank pointer (DP) | _ | _ |
| 0079н | ILR0 | Interrupt level setting register 0 | R/W | 111111111 |
| 007Ан | ILR1 | Interrupt level setting register 1 | R/W | 111111111 |
| 007Вн | ILR2 | Interrupt level setting register 2 | R/W | 111111111 |
| 007Сн | ILR3 | Interrupt level setting register 3 | R/W | 111111111 |
| 007Dн | ILR4 | Interrupt level setting register 4 | R/W | 111111111 |
| 007Ен | ILR5 | Interrupt level setting register 5 | R/W | 111111111 |
| 007Fн | _ | (Disabled) | _ | _ |
| 0F80н | WRARH0 | Wild register address setting register (Upper) ch. 0 | R/W | 0000000В |

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|--|-----|---------------|
| 0F81н | WRARL0 | Wild register address setting register (Lower) ch. 0 | R/W | 00000000В |
| 0F82н | WRDR0 | Wild register data setting register ch. 0 | R/W | 00000000В |
| 0F83н | WRARH1 | Wild register address setting register (Upper) ch. 1 | R/W | 00000000В |
| 0F84н | WRARL1 | Wild register address setting register (Lower) ch. 1 | R/W | 00000000В |
| 0F85н | WRDR1 | Wild register data setting register ch. 1 | R/W | 00000000В |
| 0F86н | WRARH2 | Wild register address setting register (Upper) ch. 2 | R/W | 00000000В |
| 0F87н | WRARL2 | Wild register address setting register (Lower) ch. 2 | R/W | 00000000В |
| 0F88н | WRDR2 | Wild register data setting register ch. 2 | R/W | 00000000в |
| 0F89н to 0F91н | _ | (Disabled) | _ | _ |
| 0F92н | T01CR0 | 8/16-bit composite timer 01 status control register 0 ch. 0 | R/W | 0000000В |
| 0F93н | T00CR0 | 8/16-bit composite timer 00 status control register 0 ch. 0 | R/W | 0000000В |
| 0F94н | T01DR | 8/16-bit composite timer 01 data register ch. 0 | R/W | 0000000В |
| 0F95н | T00DR | 8/16-bit composite timer 00 data register ch. 0 | R/W | 0000000В |
| 0F96н | TMCR0 | 8/16-bit composite timer 00/01 timer mode control register ch. 0 | R/W | 00000000в |
| 0F97н | T11CR0 | 8/16-bit composite timer 11 status control register 0 ch. 1 | R/W | 0000000В |
| 0F98н | T10CR0 | 8/16-bit composite timer 10 status control register 0 ch. 1 | R/W | 0000000В |
| 0F99н | T11DR | 8/16-bit composite timer 11 data register ch. 1 | R/W | 0000000В |
| 0F9Aн | T10DR | 8/16-bit composite timer 10 data register ch. 1 | R/W | 0000000В |
| 0F9Вн | TMCR1 | 8/16-bit composite timer 10/11 timer mode control register ch. 1 | R/W | 00000000в |
| 0F9Сн to 0FBВн | | (Disabled) | _ | |
| 0FBCн | BGR1 | LIN-UART baud rate generator register 1 | R/W | 0000000В |
| 0FBD _H | BGR0 | LIN-UART baud rate generator register 0 | R/W | 0000000В |
| 0FBEн to 0FC2н | _ | (Disabled) | _ | _ |
| 0FС3н | AIDRL | A/D input disable register (Lower) | R/W | 0000000В |
| 0FC4н to 0FE3н | _ | (Disabled) | _ | _ |
| 0FE4н | CRTH | Main CR clock trimming register (Upper) | R/W | 1XXXXXXX |
| 0FE5н | CRTL | Main CR clock trimming register (Lower) | R/W | 000XXXXXB |

(Continued)

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|--|-----|---------------|
| 0FE6н, 0FE7н | _ | (Disabled) | _ | _ |
| 0FE8н | SYSC | System configuration register | R/W | 11000011в |
| 0FE9н | CMCR | Clock monitoring control register | R/W | 0000000В |
| 0FEAн | CMDR | Clock monitoring data register | R/W | 0000000В |
| 0FEB _H | WDTH | Watchdog timer selection ID register (Upper) | R/W | XXXXXXX |
| 0FEC _H | WDTL | Watchdog timer selection ID register (Lower) | R/W | XXXXXXX |
| 0FED _H | _ | (Disabled) | _ | _ |
| 0FEE _H | ILSR | Input level select register | R/W | 0000000В |
| 0FEFн to 0FFFн | _ | (Disabled) | _ | _ |

• R/W access symbols

R/W : Readable / Writable

R : Read only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ I/O MAP (MB95270H Series)

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|---|------------|---------------|
| 0000н | PDR0 | Port 0 data register | R/W | 0000000В |
| 0001н | DDR0 | Port 0 direction register | R/W | 0000000В |
| 0002н | PDR1 | Port 1 data register | R/W | 0000000В |
| 0003н | DDR1 | Port 1 direction register | R/W | 0000000в |
| 0004н | _ | (Disabled) | _ | _ |
| 0005н | WATR | Oscillation stabilization wait time setting register | R/W | 111111111 |
| 0006н | _ | (Disabled) | _ | _ |
| 0007н | SYCC | System clock control register | R/W | 0000Х011в |
| 0008н | STBC | Standby control register | R/W | 00000XXXB |
| 0009н | RSRR | Reset source register | R/W | 000XXXXXB |
| 000Ан | TBTC | Time-base timer control register | R/W | 0000000в |
| 000Вн | WPCR | Watch prescaler control register | R/W | 0000000в |
| 000Сн | WDTC | Watchdog timer control register | R/W | 00ХХ0000в |
| 000Дн | SYCC2 | System clock control register 2 | R/W | ХХ100011в |
| 000Ен | | | | |
| to | _ | (Disabled) | _ | _ |
| 0015н | | (-) | | |
| 0016н | _ | (Disabled) | _ | _ |
| 0017н | _ | (Disabled) | _ | _ |
| 0018⊦ to | | (Disabled) | | |
| ເປ 0027⊧ | _ | (Disabled) | | _ |
| 0028н | PDRF | Port F data register | R/W | 0000000В |
| 0029н | DDRF | Port F direction register | R/W | 0000000в |
| 002Ан | _ | (Disabled) | _ | _ |
| 002Вн | _ | (Disabled) | _ | _ |
| 002Сн | PUL0 | Port 0 pull-up register | R/W | 0000000в |
| 002Dн to 0034н | _ | (Disabled) | _ | _ |
| 0035н | _ | (Disabled) | _ | _ |
| 0036н | T01CR1 | 8/16-bit composite timer 01 status control register 1 ch. 0 | R/W | 0000000 |
| 0037н | T00CR1 | 8/16-bit composite timer 00 status control register 1 ch. 0 | R/W | 0000000в |
| 0038н | _ | (Disabled) | — | _ |
| 0039н | _ | (Disabled) | † — | _ |
| 003Ан to 0048н | _ | (Disabled) | _ | _ |
| 0049н | _ | (Disabled) | † – | _ |

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|---|------------|---------------|
| 004Ан | EIC20 | External interrupt circuit control register ch. 4 | R/W | 00000000в |
| 004Вн | EIC30 | External interrupt circuit control register ch. 6 | R/W | 0000000В |
| 004Сн to 004Fн | _ | (Disabled) | - | _ |
| 0050н | _ | (Disabled) | 1 — | _ |
| 0051н | _ | (Disabled) | | _ |
| 0052н | _ | (Disabled) | _ | _ |
| 0053н | _ | (Disabled) | _ | _ |
| 0054н | _ | (Disabled) | _ | _ |
| 0055н | _ | (Disabled) | _ | _ |
| 0056н to 006Вн | _ | (Disabled) | _ | _ |
| 006Сн | ADC1 | 8/10-bit A/D converter control register 1 | R/W | 0000000В |
| 006Dн | ADC2 | 8/10-bit A/D converter control register 2 | R/W | 0000000в |
| 006Ен | ADDH | 8/10-bit A/D converter data register upper | R/W | 0000000В |
| 006Fн | ADDL | 8/10-bit A/D converter data register lower | R/W | 0000000В |
| 0070н | _ | (Disabled) | _ | _ |
| 0071н | FSR2 | Flash memory status register 2 | R/W | 0000000В |
| 0072н | FSR | Flash memory status register | R/W | 000Х0000в |
| 0073н | SWRE0 | Flash memory sector write control register 0 | R/W | 0000000В |
| 0074н | FSR3 | Flash memory status register 3 | R | 0000XXXXB |
| 0075н | _ | (Disabled) | _ | _ |
| 0076н | WREN | Wild register address compare enable register | R/W | 0000000В |
| 0077н | WROR | Wild register data test setting register | R/W | 0000000В |
| 0078н | _ | Mirror of register bank pointer (RP) and direct bank pointer (DP) | _ | _ |
| 0079н | ILR0 | Interrupt level setting register 0 | R/W | 111111111 |
| 007Ан | ILR1 | Interrupt level setting register 1 | R/W | 111111111 |
| 007Вн | _ | (Disabled) | _ | _ |
| 007Сн | _ | (Disabled) | _ | _ |
| 007Dн | ILR4 | Interrupt level setting register 4 | R/W | 111111111 |
| 007Ен | ILR5 | Interrupt level setting register 5 | R/W | 111111111в |
| 007Fн | _ | (Disabled) | T — | _ |
| 0F80н | WRARH0 | Wild register address setting register (Upper) ch. 0 | R/W | 0000000В |
| 0F81н | WRARL0 | Wild register address setting register (Lower) ch. 0 | R/W | 0000000В |
| 0F82н | WRDR0 | Wild register data setting register ch. 0 | R/W | 0000000В |

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|--|-----|---------------|
| 0F83н | WRARH1 | Wild register address setting register (Upper) ch. 1 | R/W | 00000000в |
| 0F84н | WRARL1 | Wild register address setting register (Lower) ch. 1 | R/W | 00000000в |
| 0F85н | WRDR1 | Wild register data setting register ch. 1 | R/W | 00000000в |
| 0F86н | WRARH2 | Wild register address setting register (Upper) ch. 2 | R/W | 0000000 |
| 0F87н | WRARL2 | Wild register address setting register (Lower) ch. 2 | R/W | 00000000в |
| 0F88н | WRDR2 | Wild register data setting register ch. 2 | R/W | 0000000В |
| 0F89н to 0F91н | _ | (Disabled) | _ | |
| 0F92н | T01CR0 | 8/16-bit composite timer 01 status control register 0 ch. 0 | R/W | 00000000в |
| 0F93н | T00CR0 | 8/16-bit composite timer 00 status control register 0 ch. 0 | R/W | 0000000В |
| 0F94н | T01DR | 8/16-bit composite timer 01 data register ch. 0 | R/W | 0000000В |
| 0F95 _H | T00DR | 8/16-bit composite timer 00 data register ch. 0 | R/W | 0000000В |
| 0F96н | TMCR0 | 8/16-bit composite timer 00/01 timer mode control register ch. 0 | R/W | 00000000в |
| 0F97н | _ | (Disabled) | _ | _ |
| 0F98⊦ | _ | (Disabled) | _ | _ |
| 0F99н | _ | (Disabled) | _ | _ |
| 0F9А н | _ | (Disabled) | _ | _ |
| 0F9Вн | _ | (Disabled) | _ | _ |
| 0F9Сн to 0FBВн | _ | (Disabled) | _ | _ |
| 0FBCн | _ | (Disabled) | _ | _ |
| 0FBDн | _ | (Disabled) | _ | _ |
| 0FBEн to 0FC2н | _ | (Disabled) | _ | |
| 0FС3н | AIDRL | A/D input disable register (Lower) | R/W | 00000000в |
| 0FC4н to 0FE3н | _ | (Disabled) | | _ |
| 0FE4н | CRTH | Main CR clock trimming register (Upper) | R/W | 1XXXXXXXB |
| 0FE5н | CRTL | Main CR clock trimming register (Lower) | R/W | 000XXXXXB |
| 0FE6н, 0FE7н | | (Disabled) | _ | _ |
| 0FE8н | SYSC | System configuration register | R/W | 11000011в |

(Continued)

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|--|-----|---------------|
| 0FE9н | CMCR | Clock monitoring control register | R/W | 0000000В |
| 0FEAн | CMDR | Clock monitoring data register | R/W | 0000000В |
| 0FEBн | WDTH | Watchdog timer selection ID register (Upper) | R/W | XXXXXXX |
| 0FEC _H | WDTL | Watchdog timer selection ID register (Lower) | R/W | XXXXXXX |
| 0FED _H | _ | (Disabled) | _ | _ |
| 0FEEн | ILSR | Input level select register | R/W | 0000000В |
| 0FEFн to 0FFFн | _ | (Disabled) | _ | _ |

• R/W access symbols

R/W : Readable / Writable

R : Read only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X: The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ I/O MAP (MB95280H Series)

| Address | Register abbreviation | Register name | R/W | Initial value |
|-------------------|-----------------------|---|----------|-----------------------|
| 0000н | PDR0 | Port 0 data register | R/W | 0000000В |
| 0001н | DDR0 | Port 0 direction register | R/W | 0000000В |
| 0002н | PDR1 | Port 1 data register | R/W | 0000000В |
| 0003н | DDR1 | Port 1 direction register | R/W | 0000000в |
| 0004н | _ | (Disabled) | _ | _ |
| 0005н | WATR | Oscillation stabilization wait time setting register | R/W | 111111111 |
| 0006н | _ | (Disabled) | _ | _ |
| 0007н | SYCC | System clock control register | R/W | 0000Х011в |
| 0008н | STBC | Standby control register | R/W | 00000XXXB |
| 0009н | RSRR | Reset source register | R/W | 000XXXXXB |
| 000Ан | TBTC | Time-base timer control register | R/W | 0000000в |
| 000Вн | WPCR | Watch prescaler control register | R/W | 0000000в |
| 000Сн | WDTC | Watchdog timer control register | R/W | 00XX0000 _B |
| 000Дн | SYCC2 | System clock control register 2 | R/W | ХХ100011в |
| 000Ен | | | | |
| to | _ | (Disabled) | _ | _ |
| 0015н | | (-) | | |
| 0016н | _ | (Disabled) | _ | _ |
| 0017н | _ | (Disabled) | _ | _ |
| 0018н to | | (Disabled) | | |
| 0027 _H | _ | (Disabled) | | _ |
| 0028н | PDRF | Port F data register | R/W | 0000000 |
| 0029н | DDRF | Port F direction register | R/W | 0000000в |
| 002Ан | PDRG | Port G data register | R/W | 0000000в |
| 002Вн | DDRG | Port G direction register | R/W | 0000000в |
| 002Сн | PUL0 | Port 0 pull-up register | R/W | 0000000в |
| 002Dн to | | (Disabled) | <u> </u> | |
| 0034н | | (Disabled) | | |
| 0035н | PULG | Port G pull-up register | R/W | 0000000в |
| 0036н | T01CR1 | 8/16-bit composite timer 01 status control register 1 ch. 0 | R/W | 0000000в |
| 0037н | T00CR1 | 8/16-bit composite timer 00 status control register 1 ch. 0 | R/W | 0000000в |
| 0038н | _ | (Disabled) | _ | _ |
| 0039н | _ | (Disabled) | | _ |
| 003Ан | | | | |
| to 0048⊦ | _ | (Disabled) | - | _ |
| 0049н | EIC10 | External interrupt circuit control register ch. 2/ch. 3 | R/W | 0000000В |

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|---|----------|---------------|
| 004Ан | EIC20 | External interrupt circuit control register ch. 4/ch. 5 | R/W | 00000000в |
| 004Вн | EIC30 | External interrupt circuit control register ch. 6/ch. 7 | R/W | 00000000в |
| 004Сн to 004Fн | _ | (Disabled) | _ | _ |
| 0050н | SCR | LIN-UART serial control register | R/W | 00000000в |
| 0051н | SMR | LIN-UART serial mode register | R/W | 00000000В |
| 0052н | SSR | LIN-UART serial status register | R/W | 00001000в |
| 0053н | RDR/TDR | LIN-UART receive/transmit data register | R/W | 00000000в |
| 0054н | ESCR | LIN-UART extended status control register | R/W | 00000100в |
| 0055н | ECCR | LIN-UART extended communication control register | R/W | 000000XXB |
| 0056н to 006Вн | _ | (Disabled) | _ | _ |
| 006Сн | ADC1 | 8/10-bit A/D converter control register 1 | R/W | 00000000в |
| 006Dн | ADC2 | 8/10-bit A/D converter control register 2 | | 00000000в |
| 006Ен | ADDH | 8/10-bit A/D converter data register upper | R/W | 00000000в |
| 006Fн | ADDL | 8/10-bit A/D converter data register lower | R/W | 00000000в |
| 0070н | _ | (Disabled) | <u> </u> | _ |
| 0071н | FSR2 | Flash memory status register 2 | R/W | 00000000в |
| 0072н | FSR | Flash memory status register | R/W | 000X0000B |
| 0073н | SWRE0 | Flash memory sector write control register 0 | R/W | 00000000в |
| 0074н | FSR3 | Flash memory status register 3 | R | 0000XXXXB |
| 0075н | _ | (Disabled) | _ | _ |
| 0076н | WREN | Wild register address compare enable register | R/W | 0000000В |
| 0077н | WROR | Wild register data test setting register | R/W | 0000000В |
| 0078н | _ | Mirror of register bank pointer (RP) and direct bank pointer (DP) | _ | _ |
| 0079н | ILR0 | Interrupt level setting register 0 | R/W | 11111111В |
| 007Ан | ILR1 | Interrupt level setting register 1 | R/W | 11111111В |
| 007Вн | ILR2 | Interrupt level setting register 2 | R/W | 11111111в |
| 007Сн | ILR3 | Interrupt level setting register 3 | R/W | 11111111в |
| 007Dн | ILR4 | Interrupt level setting register 4 | R/W | 11111111в |
| 007Ен | ILR5 | Interrupt level setting register 5 | R/W | 11111111в |
| 007Fн | _ | (Disabled) | _ | _ |

(Continued)

40

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|--|-----|---------------|
| 0F80н | WRARH0 | Wild register address setting register (Upper) ch. 0 | R/W | 00000000В |
| 0F81н | WRARL0 | Wild register address setting register (Lower) ch. 0 | R/W | 00000000в |
| 0F82н | WRDR0 | Wild register data setting register ch. 0 | R/W | 0000000В |
| 0F83н | WRARH1 | Wild register address setting register (Upper) ch. 1 | R/W | 0000000В |
| 0F84н | WRARL1 | Wild register address setting register (Lower) ch. 1 | R/W | 00000000в |
| 0F85н | WRDR1 | Wild register data setting register ch. 1 | R/W | 0000000В |
| 0F86н | WRARH2 | Wild register address setting register (Upper) ch. 2 | R/W | 0000000В |
| 0F87н | WRARL2 | Wild register address setting register (Lower) ch. 2 | R/W | 0000000В |
| 0F88н | WRDR2 | Wild register data setting register ch. 2 | R/W | 0000000В |
| 0F89н to 0F91н | _ | (Disabled) | _ | _ |
| 0F92н | T01CR0 | 8/16-bit composite timer 01 status control register 0 ch. 0 | R/W | 0000000В |
| 0F93н | T00CR0 | 8/16-bit composite timer 00 status control register 0 ch. 0 | R/W | 0000000В |
| 0F94н | T01DR | 8/16-bit composite timer 01 data register ch. 0 | R/W | 0000000В |
| 0F95н | T00DR | 8/16-bit composite timer 00 data register ch. 0 | R/W | 0000000В |
| 0F96н | TMCR0 | 8/16-bit composite timer 00/01 timer mode control register ch. 0 | R/W | 00000000в |
| 0F97н | _ | (Disabled) | _ | _ |
| 0F98н | _ | (Disabled) | _ | _ |
| 0F99н | _ | (Disabled) | _ | _ |
| 0F9Ан | _ | (Disabled) | _ | _ |
| 0F9Вн | _ | (Disabled) | _ | _ |
| 0F9Сн to 0FBBн | _ | (Disabled) | _ | _ |
| 0FBCн | BGR1 | LIN-UART baud rate generator register 1 | R/W | 0000000В |
| 0FBDн | BGR0 | LIN-UART baud rate generator register 0 | R/W | 0000000В |
| 0FBEн to 0FC2н | _ | (Disabled) | | _ |
| 0FС3 _н | AIDRL | A/D input disable register (Lower) | R/W | 0000000 |
| 0FC4н to 0FE3н | _ | (Disabled) | | _ |
| 0FE4н | CRTH | Main CR clock trimming register (Upper) | R/W | 1XXXXXXX |
| 0FE5н | CRTL | Main CR clock trimming register (Lower) | R/W | 000XXXXXB |

(Continued)

| Address | Register abbreviation | Register name | R/W | Initial value |
|----------------------|-----------------------|--|-----|---------------|
| 0FE6н, 0FE7н | _ | (Disabled) | _ | _ |
| 0FE8н | SYSC | System configuration register | R/W | 11000011в |
| 0FE9н | CMCR | Clock monitoring control register | R/W | 0000000в |
| 0FEAн | CMDR | Clock monitoring data register | R/W | 0000000в |
| 0FEB _H | WDTH | Watchdog timer selection ID register (Upper) | R/W | XXXXXXX |
| 0FEC _H | WDTL | Watchdog timer selection ID register (Lower) | R/W | XXXXXXX |
| 0FED _H | _ | (Disabled) | _ | _ |
| 0FEE _H | ILSR | Input level select register | R/W | 0000000в |
| 0FEFн to 0FFFн | _ | (Disabled) | _ | _ |

• R/W access symbols

R/W : Readable / Writable

R : Read only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ INTERRUPT SOURCE TABLE (MB95260H Series)

| | | Vector tab | le address | | Priority order of | |
|--|--------------------------------|-------------------|-------------------|--|--|--|
| Interrupt source | Interrupt request number | Upper | Lower | Bit name of interrupt level setting register | interrupt sources of the same level (occurring simultaneously) | |
| External interrupt ch. 4 | IRQ00 | FFFA⊦ | FFFB⊦ | L00 [1:0] | High | |
| External interrupt ch. 5 | IRQ01 | FFF8⊦ | FFF9 _H | L01 [1:0] | A | |
| External interrupt ch. 2 | IRQ02 | FFF6 _H | ГГГ7 | 1.00 [1.0] | | |
| External interrupt ch. 6 | INQUZ | ГГГОН | FFF7 _H | L02 [1:0] | | |
| External interrupt ch. 3 | IDOOO | FFF4 | | 1.00 [4.0] | | |
| External interrupt ch. 7 | IRQ03 | FFF4 _H | FFF5⊦ | L03 [1:0] | | |
| _ | IRQ04 | FFF2 _H | FFF3 _H | L04 [1:0] | | |
| 8/16-bit composite timer ch. 0 (Lower) | IRQ05 | FFF0 _H | FFF1 _H | L05 [1:0] | | |
| 8/16-bit composite timer ch. 0 (Upper) | IRQ06 | FFEEH | FFEFH | L06 [1:0] | | |
| LIN-UART (reception) | IRQ07 | FFECH | FFEDH | L07 [1:0] | | |
| LIN-UART (transmission) | IRQ08 | FFEAH | FFEBH | L08 [1:0] | | |
| _ | IRQ09 | FFE8 _H | FFE9н | L09 [1:0] | | |
| _ | IRQ10 | FFE6⊦ | FFE7 _H | L10 [1:0] | | |
| _ | IRQ11 | FFE4⊦ | FFE5⊦ | L11 [1:0] | | |
| _ | IRQ12 | FFE2 _H | FFE3 _H | L12 [1:0] | | |
| _ | IRQ13 | FFE0⊦ | FFE1 _H | L13 [1:0] | | |
| 8/16-bit composite timer ch. 1 (Upper) | IRQ14 | FFDEH | FFDF _H | L14 [1:0] | | |
| _ | IRQ15 | FFDCH | FFDD _H | L15 [1:0] | | |
| _ | IRQ16 | FFDA⊦ | FFDB⊦ | L16 [1:0] | | |
| _ | IRQ17 | FFD8⊦ | FFD9⊦ | L17 [1:0] | | |
| 8/10-bit A/D converter | IRQ18 | FFD6⊦ | FFD7 _H | L18 [1:0] | | |
| Time-base timer | IRQ19 | FFD4 _H | FFD5 _H | L19 [1:0] | | |
| Watch prescaler | IRQ20 | FFD2 _H | FFD3 _H | L20 [1:0] | | |
| _ | IRQ21 | FFD0⊦ | FFD1 _H | L21 [1:0] | | |
| 8/16-bit composite timer ch. 1 (Lower) | IRQ22 | FFCE _H | FFCF _H | L22 [1:0] | ig igwedge | |
| Flash memory | IRQ23 | FFCCH | FFCDH | L23 [1:0] | Low | |

■ INTERRUPT SOURCE TABLE (MB95270H Series)

| | 1 | Vector tab | le address | | Priority order of | |
|--|--------------------------------|-------------------|-------------------|--|--|--|
| Interrupt source | Interrupt request number | Upper | Lower | Bit name of interrupt level setting register | interrupt sources of the same level (occurring simultaneously) | |
| External interrupt ch. 4 | IRQ00 | FFFA⊦ | FFFB⊦ | L00 [1:0] | High | |
| _ | IRQ01 | FFF8 _H | FFF9н | L01 [1:0] | A | |
| External interrupt ch. 6 | IRQ02 | FFF6 _H | FFF7 _H | L02 [1:0] | | |
| _ | IRQ03 | FFF4 _H | FFF5 _H | L03 [1:0] | | |
| _ | IRQ04 | FFF2 _H | FFF3 _H | L04 [1:0] | | |
| 8/16-bit composite timer ch. 0 (Lower) | IRQ05 | FFF0 _H | FFF1 _H | L05 [1:0] | | |
| 8/16-bit composite timer ch. 0 (Upper) | IRQ06 | FFEEH | FFEFH | L06 [1:0] | | |
| _ | IRQ07 | FFECH | FFEDH | L07 [1:0] | | |
| _ | IRQ08 | FFEA⊦ | FFEB⊦ | L08 [1:0] | | |
| _ | IRQ09 | FFE8 _H | FFE9 _H | L09 [1:0] | | |
| _ | IRQ10 | FFE6 _H | FFE7 _H | L10 [1:0] | | |
| _ | IRQ11 | FFE4 _H | FFE5 _H | L11 [1:0] | | |
| _ | IRQ12 | FFE2 _H | FFE3 _H | L12 [1:0] | | |
| _ | IRQ13 | FFE0 _H | FFE1 _H | L13 [1:0] | | |
| _ | IRQ14 | FFDEH | FFDF _H | L14 [1:0] | | |
| _ | IRQ15 | FFDCH | FFDD⊦ | L15 [1:0] | | |
| _ | IRQ16 | FFDA _H | FFDB _H | L16 [1:0] | | |
| _ | IRQ17 | FFD8 _H | FFD9⊦ | L17 [1:0] | | |
| 8/10-bit A/D converter | IRQ18 | FFD6 _H | FFD7 _H | L18 [1:0] | | |
| Time-base timer | IRQ19 | FFD4 _H | FFD5 _H | L19 [1:0] | | |
| Watch prescaler | IRQ20 | FFD2 _H | FFD3 _H | L20 [1:0] | | |
| _ | IRQ21 | FFD0⊦ | FFD1 _H | L21 [1:0] | | |
| _ | IRQ22 | FFCEH | FFCF _H | L22 [1:0] | | |
| Flash memory | IRQ23 | FFCCH | FFCDH | L23 [1:0] | Low | |

■ INTERRUPT SOURCE TABLE (MB95280H Series)

| | | Vector tab | le address | | Priority order of | |
|--|--------------------------------|-------------------|-------------------|--|--|--|
| Interrupt source | Interrupt request number | uest | | Bit name of interrupt level setting register | interrupt sources of the same level (occurring simultaneously) | |
| External interrupt ch. 4 | IRQ00 | FFF A H | FFFB _H | L00 [1:0] | High | |
| External interrupt ch. 5 | IRQ01 | FFF8 _H | FFF9⊦ | L01 [1:0] | A | |
| External interrupt ch. 2 | IDOOO | FFF6⊦ | FFF7 _H | 1.00 [1.0] | | |
| External interrupt ch. 6 | - IRQ02 | ГГГОН | ГГГ/Н | L02 [1:0] | | |
| External interrupt ch. 3 | IRQ03 | FFF4 _H | FFF5 _H | 1.02 [1:0] | | |
| External interrupt ch. 7 | | ГГГ 4 Н | ГГГЭН | L03 [1:0] | | |
| _ | IRQ04 | FFF2⊦ | FFF3 _H | L04 [1:0] | | |
| 8/16-bit composite timer ch. 0 (Lower) | IRQ05 | FFF0 _H | FFF1 _H | L05 [1:0] | | |
| 8/16-bit composite timer ch. 0 (Upper) | IRQ06 | FFEEH | FFEFH | L06 [1:0] | | |
| LIN-UART (reception) | IRQ07 | FFECH | FFEDH | L07 [1:0] | | |
| LIN-UART (transmission) | IRQ08 | FFEAH | FFEBH | L08 [1:0] | | |
| _ | IRQ09 | FFE8 _H | FFE9 _H | L09 [1:0] | | |
| _ | IRQ10 | FFE6⊦ | FFE7 _H | L10 [1:0] | | |
| _ | IRQ11 | FFE4 _H | FFE5 _H | L11 [1:0] | | |
| _ | IRQ12 | FFE2 _H | FFE3 _H | L12 [1:0] | | |
| _ | IRQ13 | FFE0 _H | FFE1 _H | L13 [1:0] | | |
| _ | IRQ14 | FFDE _H | FFDF⊦ | L14 [1:0] | | |
| _ | IRQ15 | FFDСн | FFDD⊦ | L15 [1:0] | | |
| _ | IRQ16 | FFDA _H | FFDB _H | L16 [1:0] | | |
| _ | IRQ17 | FFD8 _H | FFD9 _H | L17 [1:0] | | |
| 8/10-bit A/D converter | IRQ18 | FFD6⊦ | FFD7 _H | L18 [1:0] | | |
| Time-base timer | IRQ19 | FFD4 _H | FFD5 _H | L19 [1:0] | | |
| Watch prescaler | IRQ20 | FFD2 _H | FFD3 _H | L20 [1:0] | | |
| _ | IRQ21 | FFD0⊦ | FFD1 _H | L21 [1:0] | | |
| _ | IRQ22 | FFCEH | FFCF _H | L22 [1:0] | ▼ | |
| Flash memory | IRQ23 | FFCСн | FFCDH | L23 [1:0] | Low | |


■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

| Parameter | Symbol | Rating | | Unit | Remarks | | | |
|--|------------------|-------------|-------------|-------|--|--|--|--|
| Parameter | Syllibol | Min | Max | Oilit | nemarks | | | |
| Power supply voltage*1 | Vcc | Vss - 0.3 | Vss + 6 | V | | | | |
| Input voltage*1 | Vı | Vss - 0.3 | Vss + 6 | V | *2 | | | |
| Output voltage*1 | Vo | Vss - 0.3 | Vss + 6 | V | *2 | | | |
| Maximum clamp current | I CLAMP | - 2 | + 2 | mA | Applicable to specific pins*3 | | | |
| Total maximum clamp current | Σ CLAMP | _ | 20 | mA | Applicable to specific pins ⁻³ | | | |
| "L" level maximum | lol1 | | 15 | mA | Other than P05, P06, P62 and P63*4 | | | |
| output current | lol2 | | 15 | IIIA | P05, P06, P62 and P63*4 | | | |
| "L" level average current | lolav1 | | 4 | mA. | Other than P05, P06, P62 and P63 ^{*4} Average output current= operating current × operating ratio (1 pin) | | | |
| L level average current | lolav2 | | 12 | IIIA | P05, P06, P62 and P63 ⁻⁴ Average output current= operating current × operating ratio (1 pin) | | | |
| "L" level total maximum output current | ΣΙοι | _ | 100 | mA | | | | |
| "L" level total average output current | Σ lolav | | 50 | mA | Total average output current= operating current × operating ratio (Total number of pins) | | | |
| "H" level maximum | І он1 | | – 15 | mA | Other than P05, P06, P62 and P63'4 | | | |
| output current | І он2 | _ | – 15 | mA | P05, P06, P62 and P63 ⁻⁴ | | | |
| "H" level average | lohav1 | | - 4 | m A | Other than P05, P06, P62 and P63 ^{*4} Average output current= operating current × operating ratio (1 pin) | | | |
| current | lohav2 | | - 8 | mA | P05, P06, P62 and P63 ⁻⁴ Average output current= operating current × operating ratio (1 pin) | | | |
| "H" level total maximum output current | ΣІон | _ | - 100 | mA | | | | |
| "H" level total average output current | ΣΙοнаν | _ | - 50 | mA | Total average output current= operating current × operating ratio (Total number of pins) | | | |
| Power consumption | Pd | _ | 320 | mW | | | | |
| Operating temperature | TA | - 40 | + 85 | °C | | | | |
| Storage temperature | Tstg | - 55 | + 150 | °C | | | | |

(Continued)

- *1: These parameters are based on the condition that Vss is 0.0 V.
- *2: V_I and V_O must not exceed V_{CC} + 0.3 V. V_I must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I_{CLAMP} rating is used instead of the V_I rating.
- *3: Applicable to the following pins: P00 to P07, P62 to P64, PG1, PG2, PF0, PF1 (P00, P62, P63 and P64 are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K. P01, P02, P03, P07, PG1, PG2, PF0 and PF1 are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K.)
 - Use under recommended operating conditions.
 - Use with DC voltage (current).
 - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
 - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
 - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
 - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
 - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
 - Do not leave the HV (High Voltage) input pin unconnected.
 - Example of a recommended circuit:



*4: P62 and P63 are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

WARNING:


2. Recommended Operating Conditions

(Vss = 0.0 V)

| Parameter | Symbol Value | | Unit | Remarks | | | | |
|---------------------|--------------|---------|-------|------------|-----------------------------|--------------------------|--|--|
| Parameter | Syllibol | Min | Max | Oilit | neili | iaiks | | |
| | | 2.4*1*2 | 5.5*1 | | In normal operation | Other than on-chip debug | | |
| Power supply | Vcc | 2.3 | 5.5 | V | Hold condition in stop mode | mode | | |
| voltage | V CC | 2.9 | 5.5 |] ' | In normal operation | On-chip debug mode | | |
| | | 2.3 | 5.5 | | Hold condition in stop mode | On-only debug mode | | |
| Smoothing capacitor | Cs | 0.022 | 1 | μF | *3 | | | |
| Operating | TA | -40 | + 85 | °C | Other than on-chip debug mo | ode | | |
| temperature | IA | + 5 | + 35 | | On-chip debug mode | | | |

^{*1:} The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

^{*3:} Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. For the connection to a smoothing capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

WARNING:

^{*2:} The value is 2.88 V when the low-voltage detection reset is used.

3. DC Characteristics

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

| | | | | Value | | | | , | |
|---|------------------|--|--|-------------|----|-----------|------|--|--|
| Parameter | Symbol | Pin name | Condition | Min Typ Max | | | Unit | Remarks | |
| | V _{IHI} | P04 | *1 | 0.7 Vcc | | Vcc + 0.3 | V | When CMOS input level (hysteresis input) is selected | |
| "H" level input voltage | Vihs | P00 to P07, P12, P62 to P64, PF0, PF1, PG1, PG2 | *1 | 0.8 Vcc | _ | Vcc + 0.3 | V | Hysteresis input | |
| | VIHM | PF2 | _ | 0.7 Vcc | _ | Vcc + 0.3 | V | Hysteresis input | |
| | VıL | P04 | *1 | Vss - 0.3 | _ | 0.3 Vcc | ٧ | When CMOS input level (hysteresis input) is selected | |
| "L" level input voltage | VILS | P00 to P07, P12, P62 to P64, PF0, PF1, PG1, PG2 | *1 | Vss - 0.3 | 1 | 0.2 Vcc | ٧ | Hysteresis input | |
| | VILM | PF2 | _ | Vss - 0.3 | _ | 0.3 Vcc | V | Hysteresis input | |
| Open-drain output application voltage | VD | PF2, P12 | _ | Vss - 0.3 | _ | Vss + 5.5 | ٧ | | |
| "H" level | Vон1 | Output pins other than P05, P06, P12, P62, P63, PF2 ^{*2} | Іон = -4 mA | Vcc – 0.5 | _ | _ | ٧ | | |
| voltage | V _{OH2} | P05, P06, P62, P63*2 | Iон = −8 mA | Vcc - 0.5 | | _ | ٧ | | |
| "L" level | V _{OL1} | Output pins other than P05, P06, P62, P63 ² | IoL = 4 mA | _ | _ | 0.4 | V | | |
| voltage | V _{OL2} | P05, P06, P62, P63*2 | IoL = 12 mA | _ | _ | 0.4 | ٧ | | |
| Input leak current (Hi-Z output leak current) | lu | All input pins | 0.0 V < V _I < V _{CC} | – 5 | _ | + 5 | μΑ | When pull-up resistance is disabled | |
| Pull-up resistance | Rpull | P00 to P07, PG1, PG2 ^{*3*4} | V _I = 0 V | 25 | 50 | 100 | kΩ | When pull-up resistance is enabled | |
| Input capacitance | Cin | Other than Vcc and Vss | f = 1 MHz | _ | 5 | 15 | pF | | |

(Vcc = $5.0 \text{ V} \pm 10\%$, Vss = 0.0 V, T_A = -40°C to $+85^{\circ}\text{C}$)

| Davamatav | Cumbal | Din nama | Condition | | Value | | | Demontre |
|---------------------|--------|--------------------------------------|---|-----|-------|------|------|---|
| Parameter | Symbol | Pin name | Condition | Min | Тур | Max | Unit | Remarks |
| | | | Vcc = 5.5 V Fcн = 32 MHz | _ | 13 | 17 | mA | Except during Flash memory programming and erasing |
| | Icc | | FMP = 16 MHz Main clock mode (divided by 2) | _ | 33.5 | 39.5 | mA | During Flash memory programming and erasing |
| | | | | _ | 15 | 21 | mA | At A/D conversion |
| | Iccs | | Vcc = 5.5 V FcH = 32 MHz FMP = 16 MHz Main sleep mode (divided by 2) | _ | 5.5 | 9 | mA | |
| Power | Iccl | Vcc (External clock operation) | Vcc = 5.5 V FcL = 32 kHz FMPL = 16 kHz Subclock mode (divided by 2) TA = +25°C | _ | 65 | 153 | μА | |
| supply current*4 | Iccls | | Vcc = 5.5 V FcL = 32 kHz FMPL = 16 kHz Subsleep mode (divided by 2) TA = +25°C | _ | 10 | 84 | μА | |
| | Ісст | | $V_{CC} = 5.5 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ Watch mode Main stop mode $T_A = +25^{\circ}C$ | _ | 5 | 30 | μΑ | |
| | Іссмся | Vcc | Vcc = 5.5 V Fcrh = 10 MHz Fmp = 10 MHz Main CR clock mode | _ | 8.6 | _ | mA | |
| | ICCSCR | VCC | Vcc = 5.5 V Sub-CR clock mode (divided by 2) T _A = +25°C | _ | 110 | 410 | μΑ | |

(Continued)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

| Parameter | Symbol | Pin name | Condition | | Value | | Unit | Remarks |
|------------------------------|--------------|--|--|-----|-------|------|-------|--|
| Parameter | Syllibol | Pili lialile | Condition | Min | Тур | Max | o i i | nemarks |
| | Ісстѕ | Vcc (External clock operation) | $Vcc = 5.5 V$ $Fch = 32 MHz$ $Time-base timer$ $mode$ $T_A = +25^{\circ}C$ | _ | 1.1 | 3 | mA | |
| | Іссн | operation | $V_{CC} = 5.5 \text{ V}$ Substop mode $T_A = +25^{\circ}\text{C}$ | _ | 3.5 | 22.5 | μΑ | Main stop mode for single external clock selection |
| Power supply current*4 | ipply ILVD | Current consumption for low-voltage detection circuit only | _ | 37 | 54 | μΑ | | |
| | Іспн | Vcc | Current consumption for the main CR oscillator | _ | 0.5 | 0.6 | mA | |
| | ICRL | | Current consumption for the sub-CR oscillator oscillating at 100 kHz | _ | 20 | 72 | μΑ | |

^{*1:} The input level of P04 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

- See "4. AC Characteristics: (1) Clock Timing" for Fch and Fcl.
- See "4. AC Characteristics: (2) Source Clock / Machine Clock" for FMP and FMPL.

^{*2:} P62 and P63 are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K.

^{*3:} P00 is only available on MB95F262H/F262K/F263H/F263K/F264H/F264K. P01, P02, P03, P07, PG1 and PG2 are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K.

^{*4: •} The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the value from Icc to Icch. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (ICRH, ICRL) and a specified value. In on-chip debug mode, the CR oscillator (ICRH) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.

4. AC Characteristics

(1) Clock Timing

 $(Vcc = 2.4 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$

| Davamatav | Cumbal | Din nama | Condition | | Value | | I I m i i | Domoules | |
|------------------|---------------|----------|-----------|-------|--------|-------|-----------|--|--|
| Parameter | Symbol | Pin name | Condition | Min | Тур | Max | Unit | Remarks | |
| | _ | X0, X1 | _ | 1 | _ | 16.25 | MHz | When the main oscillation circuit is used | |
| | Fсн | X0 | X1 : open | 1 | _ | 12 | MHz | When the main external clock | |
| | | X0, X1 | *1 | 1 | | 32.5 | MHz | is used | |
| | | | | 9.7 | 10 | 10.3 | MHz | When the main CR clock is | |
| | | | | 7.76 | 8 | 8.24 | MHz | used*2 3.3 V ≤ Vcc ≤ 5.5 V(-40 °C ≤ TA ≤ + 40 °C) | |
| | | | | 0.97 | 1 | 1.03 | MHz | 2.4 V ≤ Vcc < 3.3 V(0 °C ≤ T _A ≤ + 40 °C) | |
| | | | | 9.55 | 10 | 10.45 | MHz | When the main CR clock is | |
| | | | | 7.64 | 8 | 8.36 | MHz | used*2 | |
| | | | | 0.955 | 1 | 1.045 | MHz | $3.3 \text{ V} \le \text{Vcc} \le 5.5 \text{ V} (+40 ^{\circ}\text{C} < \text{T}_{A} \le +85 ^{\circ}\text{C}$ | |
| | | | | 9.5 | 10 | 10.5 | MHz | When the main CR clock is | |
| Clock | FCRH | _ | _ | 7.6 | 8 | 8.4 | MHz | used*2 2.4 V ≤ Vcc < 3.3 V | |
| frequency | | | | 0.95 | 1 | 1.05 | MHz | $(-40 {}^{\circ}\text{C} \le T_A < 0 {}^{\circ}\text{C}, +40 {}^{\circ}\text{C} < T_A \le +85 {}^{\circ}\text{C})$ | |
| | | | | 9.7 | 10 | 10.3 | MHz | When the main CR clock is | |
| | | | | 7.76 | 8 | 8.24 | MHz | used*3 | |
| | | | | 0.97 | 1 | 1.03 | MHz | $2.4 \text{ V} \le \text{Vcc} \le 5.5 \text{ V} (0 \text{ °C} \le \text{T}_{\text{A}} \le +40 \text{ °C})$ | |
| | | | | 9.5 | 10 | 10.5 | MHz | When the main CR clock is | |
| | | | | 7.6 | 8 | 8.4 | MHz | used* ³ 2.4 V ≤ Vcc ≤ 5.5 V | |
| | | | | 0.95 | 1 | 1.05 | MHz | $(-40 {}^{\circ}\text{C} \le T_A < 0 {}^{\circ}\text{C}, +40 {}^{\circ}\text{C} < T_A \le +85 {}^{\circ}\text{C})$ | |
| | FcL | X0A, X1A | | _ | 32.768 | _ | kHz | When the sub oscillation circuit is used | |
| | I CL | λυλ, λιλ | _ | _ | 32.768 | _ | kHz | When the sub-external clock is used | |
| | FCRL | _ | _ | 50 | 100 | 200 | kHz | When the sub CR clock is used | |
| | | X0, X1 | _ | 61.5 | _ | 1000 | ns | When the main oscillation circuit is used | |
| Clock cycle time | t HCYL | X0 | X1 : open | 83.4 | | 1000 | ns | When the external clock is | |
| uiiic | | X0, X1 | *1 | 30.8 | _ | 1000 | ns | used | |
| | tLCYL | X0A, X1A | _ | | 30.5 | _ | μs | When the subclock is used | |

(Continued)


 $(Vcc = 2.4 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$


| Parameter | Symbol | Pin name | Condition | | Value | | Unit | Remarks |
|---|------------------|--------------|----------------------------|------|-------|-----|------|--------------------------------|
| Parameter | Syllibol | Pili liaille | Condition | Min | Тур | Max | Oill | neiliaiks |
| | tw _{H1} | X0 | X1 : open | 33.4 | _ | 1 | ns | When the external clock is |
| Input clock twl1 X0, X1 *1 12.4 — - | tw∟1 | X0, X1 | *1 | 12.4 | _ | 1 | ns | used, the duty ratio should |
| | | μs | range between 40% and 60%. | | | | | |
| Input clock rise time and | t cr | X0 | X1 : open | _ | _ | 5 | ns | When the external clock is |
| fall time | t cf | X0, X1 | *1 | | _ | 5 | ns | used |
| CR oscillation | t crhwk | _ | | | _ | 80 | μs | When the main CR clock is used |
| start time | tcrlwk | _ | _ | _ | _ | 10 | μs | When the sub CR clock is used |


^{*1:} The external clock signal is input to X0 and the inverted external clock signal to X1.


^{*2:} These specifications are not applicable to the following products: MB95F272HPH, MB95F272KPH, MB95F273HPH, MB95F273KPH, MB95F274HPH, MB95F274KPH, MB95F282HPH, MB95F283KPH, MB95F283HPH, MB95F283KPH, MB95F284HPH and MB95F284KPH.

^{*3:} These specifications are only applicable to the following products: MB95F272HPH, MB95F272KPH, MB95F273HPH, MB95F273KPH, MB95F274HPH, MB95F274KPH, MB95F282KPH, MB95F283HPH, MB95F283KPH, MB95F284HPH and MB95F284KPH.










(2) Source Clock / Machine Clock


 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, TA = -40^{\circ}C to +85^{\circ}C)$

| Parameter | Cumbal | Pin | | Value | | Unit | Remarks |
|---|-------------------|----------|--------|--------|--------|------|--|
| Parameter | Symbol | name | Min | Тур | Max | Oill | nemarks |
| | | | 61.5 | _ | 2000 | ns | When the main external clock is used Min: FcH = 32.5 MHz, divided by 2 Max: FcH = 1 MHz, divided by 2 |
| Source clock cycle time*1 | t sclk | _ | 100 | _ | 1000 | ns | When the main CR clock is used Min: Fcrh = 10 MHz Max: Fcrh = 1 MHz |
| | | | 1 | 61 | _ | μs | When the sub-oscillation clock is used FcL = 32.768 kHz, divided by 2 |
| | | | 1 | 20 | _ | μs | When the sub CR clock is used FCRL = 100 kHz, divided by 2 |
| | Fsp | | 0.5 | _ | 16.25 | MHz | When the main oscillation clock is used |
| Source clock | 1 54 | | 1 | | 10 | MHz | When the main CR clock is used |
| frequency | | — | _ | 16.384 | _ | kHz | When the sub-oscillation clock is used |
| | Fspl | | | 50 | _ | kHz | When the sub-CR clock is used FCRL = 100 kHz, divided by 2 |
| | | | 61.5 | _ | 32000 | ns | When the main oscillation clock is used Min: $F_{SP} = 16.25$ MHz, no division Max: $F_{SP} = 0.5$ MHz, divided by 16 |
| Machine clock cycle time*2 (minimum | t _{MCLK} | | 100 | _ | 16000 | ns | When the main CR clock is used Min: F _{SP} = 10 MHz Max: F _{SP} = 1 MHz, divided by 16 |
| instruction execution time) | IMCLK | _ | 61 | | 976.5 | μs | When the sub-oscillation clock is used Min: F _{SPL} = 16.384 kHz, no division Max: F _{SPL} = 16.384 kHz, divided by 16 |
| | | | 20 | | 320 | μs | When the sub-CR clock is used Min: F _{SPL} = 50 kHz, no division Max: F _{SPL} = 50 kHz, divided by 16 |
| | FMP | | 0.031 | | 16.25 | MHz | When the main oscillation clock is used |
| Machine clock | I IVIP | | 0.0625 | _ | 10 | MHz | When the main CR clock is used |
| frequency | | _ | 1.024 | _ | 16.384 | kHz | When the sub-oscillation clock is used |
| | FMPL | | 3.125 | _ | 50 | kHz | When the sub-CR clock is used FCRL = 100 kHz |

^{*1:} This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC: DIV1 and DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio select bits (SYCC: DIV1 and DIV0). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2
- *2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
 - Source clock (no division)
 - Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16





56


(3) External Reset

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40^{\circ}C to + 85^{\circ}C)$

| Parameter Symbol | Value | | Unit | Remarks | |
|---------------------------|---------------|--|------|---------|---|
| raiailletei | Syllibol | Min | Max | Oille | nemarks |
| | | 2 tmcLK*1 | _ | ns | In normal operation |
| RST "L" level pulse width | t RSTL | Oscillation time of the oscillator*2 + 100 | _ | μs | In stop mode, subclock mode, sub-sleep mode, watch mode, and power-on |
| | | 100 | _ | μs | In time-base timer mode |

^{*1 :} See "(2) Source Clock / Machine Clock" for tmclk.


*2 : The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.




(4) Power-on Reset

 $(Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

| Parameter | Symbol | Condition | Va | lue | Unit | Remarks | |
|--------------------------|--------|--------------|----|---------|------|--------------------------|--|
| raiailletei | Symbol | Min Max Unit | | nemarks | | | |
| Power supply rising time | t⊓ | _ | _ | 50 | ms | | |
| Power supply cutoff time | toff | _ | 1 | _ | ms | Wait time until power-on | |



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.




(5) Peripheral Input Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

| Parameter | Symbol | Pin name | Va | Unit | |
|----------------------------------|----------|-----------------------------------|-------------------|-------|-------|
| Farameter | Syllibol | Fill flame | Min | n Max | Oilit |
| Peripheral input "H" pulse width | tılıн | INT02 to INT07*2,*3, EC0*2, EC1*4 | 2 t мськ*1 | _ | ns |
| Peripheral input "L" pulse width | tıнıL | | 2 tмськ*1 | | ns |

^{*1:} See "(2) Source Clock / Machine Clock" for tmclk.

*4: EC1 is only available on MB95F262H/F262K/F263H/F263K/F264H/F264K.



^{*2:} INT04, INT06 and EC0 are available in all products.

^{*3:} INT02, INT03, INT05 and INT07 are only available on MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K.

(6) LIN-UART Timing (only available on MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K)

Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is disabled*2. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 0)


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$


| Parameter | Symbol | Pin name | Condition | Va | lue | Unit |
|--|----------------|--------------|---------------------------------------|-------------------------------|----------------|-------|
| raiailletei | Symbol | Fili Ilalile | Condition | Min | Max | Oilit |
| Serial clock cycle time | tscyc | SCK | | 5 t мськ* ³ | _ | ns |
| $SCK \downarrow \to SOT$ delay time | tslovi | SCK, SOT | Internal clock operation output pin: | – 95 | + 95 | ns |
| Valid SIN → SCK ↑ | tıvsнı | SCK, SIN | $C_L = 80 \text{ pF} + 1 \text{ TTL}$ | tmclk*3 + 190 | _ | ns |
| SCK $\uparrow \rightarrow$ valid SIN hold time | t shixi | SCK, SIN | · | 0 | _ | ns |
| Serial clock "L" pulse width | t slsh | SCK | | 3 tмськ*3 — tR | _ | ns |
| Serial clock "H" pulse width | t shsl | SCK | | tмськ*3 + 95 | _ | ns |
| $SCK \downarrow \to SOT$ delay time | tslove | SCK, SOT | External clock | _ | 2 tmcLK*3 + 95 | ns |
| Valid SIN → SCK ↑ | tivshe | SCK, SIN | operation output pin: | 190 | _ | ns |
| SCK $\uparrow \rightarrow$ valid SIN hold time | tshixe | SCK, SIN | C _L = 80 pF + 1 TTL | tмськ*3 + 95 | _ | ns |
| SCK fall time | t⊧ | SCK | | _ | 10 | ns |
| SCK rise time | t⊓ | SCK | | _ | 10 | ns |

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*2:} The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

^{*3:} See "(2) Source Clock / Machine Clock" for tmclk.





Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is disabled $clock^{*2}$. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)


 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$


| Parameter | Symbol | Pin name | Condition | Va | lue | Unit |
|--|----------------|--------------|---------------------------------------|-----------------------------------|----------------|-------|
| raiailletei | Syllibol | Fili lialile | Condition | Min | Max | Oilit |
| Serial clock cycle time | tscyc | SCK | | 5 t мськ* ³ | _ | ns |
| SCK ↑→ SOT delay time | tshovi | SCK, SOT | Internal clock operation output pin: | - 95 | + 95 | ns |
| Valid SIN → SCK \downarrow | tıvslı | SCK, SIN | $C_L = 80 \text{ pF} + 1 \text{ TTL}$ | tмськ*3 + 190 | _ | ns |
| $SCK \downarrow \rightarrow valid SIN hold time$ | t slixi | SCK, SIN | - | 0 | _ | ns |
| Serial clock "H" pulse width | t shsl | SCK | | 3 tмськ*3 — t _R | _ | ns |
| Serial clock "L" pulse width | t slsh | SCK | | tмськ*3 + 95 | _ | ns |
| $SCK \uparrow \rightarrow SOT$ delay time | t shove | SCK, SOT | External clock | _ | 2 tmclk*3 + 95 | ns |
| Valid SIN \rightarrow SCK \downarrow | tivsle | SCK, SIN | operation output pin: | 190 | _ | ns |
| $SCK \downarrow \rightarrow valid SIN hold time$ | tslixe | SCK, SIN | C _L = 80 pF + 1 TTL | tмськ*3 + 95 | _ | ns |
| SCK fall time | t⊧ | SCK | | _ | 10 | ns |
| SCK rise time | t⊓ | SCK | | _ | 10 | ns |

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*2:} The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

^{*3:} See "(2) Source Clock / Machine Clock" for tmclk.






Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is enabled*2. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40^{\circ}C to + 85^{\circ}C)$

| Parameter | Symbol | Pin name | Condition | Val | Unit | |
|--|----------------|--------------|--------------------------------|-------------------------------|-----------|----|
| Parameter | Symbol | Pili lialile | Condition | | Offic | |
| Serial clock cycle time | tscyc | SCK | | 5 t мськ* ³ | _ | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | t shovi | SCK, SOT | Internal clock | – 95 | + 95 | ns |
| Valid SIN → SCK \downarrow | tıvslı | SCK, SIN | operation output pin: | tмськ*3 + 190 | _ | ns |
| $SCK \downarrow \rightarrow valid SIN hold time$ | tslixi | SCK, SIN | C _L = 80 pF + 1 TTL | 0 | _ | ns |
| $SOT \rightarrow SCK \downarrow delay time$ | t sovli | SCK, SOT | | _ | 4 tmclk*3 | ns |

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*3:} See "(2) Source Clock / Machine Clock" for tmclk.



^{*2:} The serial clock delay function is a function that delays the output signal of the serial clock for half clock.


Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is enabled*2. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

| Parameter | Symbol | Pin name | Condition | Val | Unit | |
|--|----------------|--------------|--------------------------------|-------------------------------|------------------------|-------|
| Parameter | Syllibol | Pili lialile | Condition | Min | Max | Offic |
| Serial clock cycle time | tscyc | SCK | | 5 t мськ* ³ | _ | ns |
| $SCK \downarrow \to SOT$ delay time | tslovi | SCK, SOT | Internal clock | - 95 | + 95 | ns |
| Valid SIN → SCK ↑ | tıvsнı | SCK, SIN | operating output pin: | tмськ*3 + 190 | _ | ns |
| SCK $\uparrow \rightarrow$ valid SIN hold time | t shixi | SCK, SIN | C _L = 80 pF + 1 TTL | 0 | _ | ns |
| $SOT \rightarrow SCK \uparrow delay time$ | tsovнı | SCK, SOT | | _ | 4 t _{MCLK} *3 | ns |

^{*1:}There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*3:} See "(2) Source Clock / Machine Clock" for tmclk.




^{*2:} The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

(7) Low-voltage Detection

(Vss = 0.0 V, $T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$)

| Parameter | Symbol | Value | | | Unit | Remarks |
|---|------------------|-------|-----|------|------|---|
| | | Min | Тур | Max | Uill | nemarks |
| Release voltage | V_{DL+} | 2.52 | 2.7 | 2.88 | V | At power supply rise |
| Detection voltage | V_{DL-} | 2.42 | 2.6 | 2.78 | V | At power supply fall |
| Hysteresis width | V _{HYS} | 70 | 100 | _ | mV | |
| Power supply start voltage | Voff | _ | _ | 2.3 | V | |
| Power supply end voltage | Von | 4.9 | _ | _ | V | |
| Power supply voltage change time (at power supply rise) | t r | 3000 | _ | _ | μs | Slope of power supply that the reset release signal generates within the rating (V _{DL+}) |
| Power supply voltage change time (at power supply fall) | tr | 300 | _ | _ | μs | Slope of power supply that the reset detection signal generates within the rating (VDL-) |
| Reset release delay time | t d1 | _ | _ | 300 | μs | |
| Reset detection delay time | t d2 | _ | | 20 | μs | |



5. A/D Converter

(1) A/D Converter Electrical Characteristics


 $(Vcc = 4.0 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$


| (100 - 1.0 1 10 0.0 1, 100 - 0.0 1, 12 - 10 0 10 1 00 0 | | | | | | |
|---|------------------|-----------------|---------------|---------------|---------|---|
| Parameter | Symbol | | Value | Unit | Remarks | |
| Farameter | Symbol | Min Typ | | Max | | Oilit |
| Resolution | | _ | _ | 10 | bit | |
| Total error | | - 3 | _ | + 3 | LSB | |
| Linearity error | | - 2.5 | _ | + 2.5 | LSB | |
| Differential linear error | | - 1.9 — | | + 1.9 LSB | | |
| Zero transition voltage | Vот | Vss – 1.5 LSB | Vss + 0.5 LSB | Vss + 2.5 LSB | ٧ | |
| Full-scale transition voltage | V _{FST} | Vcc – 4.5 LSB | Vcc – 2 LSB | Vcc + 0.5 LSB | V | |
| Compare time | 1 | 0.9 — | | 16500 | μs | 4.5 V ≤ Vcc ≤ 5.5 V |
| | | 1.8 | _ | 16500 | μs | 4.0 V ≤ Vcc < 4.5 V |
| Sampling time | _ | 0.6 | _ | ∞ | μs | $4.5~V \le V_{CC} \le 5.5~V,$ with external impedance $< 5.4~k\Omega$ |
| | | 1.2 | _ | ∞ | μs | $4.0~V \le V_{CC} < 4.5~V$, with external impedance $< 2.4~k\Omega$ |
| Analog input current | Iain | - 0.3 | _ | + 0.3 | μΑ | |
| Analog input voltage | Vain | Vss | _ | Vcc | V | |


(2) Notes on Using the A/D Converter

External impedance of analog input and its sampling time

• The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.







• A/D conversion error

As IVcc-VssI decreases, the A/D conversion error increases proportionately.

(3) Definitions of A/D Converter Terms


• Resolution


It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

• Linearity error (unit: LSB)

It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000" \leftarrow > "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111" \leftarrow > "11 1111 1110") of the same device.

- Differential linear error (unit: LSB)
 It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.
- Total error (unit: LSB)
 It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.





6. Flash Memory Program/Erase Characteristics

| Davamatav | | Value | | Unit | Domonico | |
|--|---------|-------|--------|-------|---|--|
| Parameter | Min Typ | | Max | Unit | Remarks | |
| Sector erase time (2 Kbyte sector) | _ | 0.2*1 | 0.5*2 | S | The time of writing 00 _H prior to erasure is excluded. | |
| Sector erase time (16 Kbyte sector) | _ | 0.5*1 | 7.5*2 | s | The time of writing 00 _H prior to erasure is excluded. | |
| Byte writing time | _ | 21 | 6100*2 | μs | System-level overhead is excluded. | |
| Program/erase cycle | 100000 | _ | _ | cycle | | |
| Power supply voltage at program/erase | 3.0 | _ | 5.5 | V | | |
| Flash memory data retention time | 20*3 | _ | _ | year | Average T _A = +85°C | |

^{*1:} $T_A = +25 \, ^{\circ}C$, $V_{CC} = 5.0 \, \text{V}$, 100000 cycles


^{*2:} $T_A = +85$ °C, $V_{CC} = 3.0$ V, 100000 cycles

^{*3:} This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being $+85^{\circ}$ C).

■ SAMPLE CHARACTERISTICS


Power supply current temperature

-50




Iccs - Vcc

 $T_A = +25$ °C $F_{MP} = 2, 4, 8, 10, 16$ MHz (divided by 2) Main sleep mode with the external clock operating



 $I_{CCL} - V_{CC}$ $T_A = +25 \, ^{\circ}C \, F_{MPL} = 16 \, kHz \, (divided by 2)$ Subclock mode with the external clock operating



20 FMP = 16 MHz

5

Iccs - TA


+50

TA [°C]


+100


+150


 $Vcc = 5.5 \text{ V } F_{MP} = 10, 16 \text{ MHz (divided by 2)}$ Main sleep mode with the external clock operating




 $\label{eq:ccl} \begin{array}{c} I_{CCL}-T_{A} \\ Vcc=5.5~V~F_{\text{MPL}}=16~kHz~(divided~by~2) \\ Subclock~mode~with~the~external~clock~operating \end{array}$










• Input voltage





Output voltage
















| | Vcc = 2.4 V |
|----------|-------------|
| | Vcc = 2.7 V |
| <u> </u> | Vcc = 3.5 V |
| | Vcc = 4.5 V |
| | Vcc = 5.0 V |
| — — - | Vcc = 5.5 V |

$$V_{OL2} - I_{OL}$$
 $T_A = +25 \, {}^{\circ}C$



| $-\cdots-$ | Vcc = 2.4 V |
|-------------|-------------|
| | Vcc = 2.7 V |
| | Vcc = 3.5 V |
| | Vcc = 4.5 V |
| | Vcc = 5.0 V |
| | Vcc = 5.5 V |
| | |





■ MASK OPTIONS

| | Part Number | MB95F262H | MB95F262K |
|------------------------|-----------------------------|-------------------------------------|----------------------------------|
| | | MB95F263H | MB95F263K |
| | | MB95F264H | MB95F264K |
| | | MB95F272H | MB95F272K |
| ١ | | MB95F273H | MB95F273K |
| No. | | MB95F274H | MB95F274K |
| | | MB95F282H | MB95F282K |
| | | MB95F283H | MB95F283K |
| | | MB95F284H | MB95F284K |
| Selectable/Fixed Fixed | | red | |
| 1 | Low-voltage detection reset | Without low-voltage detection reset | With low-voltage detection reset |
| 2 | Reset | With dedicated reset input | Without dedicated reset input |


■ ORDERING INFORMATION

| Part Number | Package |
|---|---------------------------------------|
| MB95F262HWQN-G-SNE1 MB95F262HWQN-G-SNERE1 MB95F262KWQN-G-SNERE1 MB95F262KWQN-G-SNERE1 MB95F263HWQN-G-SNERE1 MB95F263HWQN-G-SNERE1 MB95F263KWQN-G-SNERE1 MB95F263KWQN-G-SNERE1 MB95F264HWQN-G-SNERE1 MB95F264HWQN-G-SNERE1 MB95F264KWQN-G-SNERE1 MB95F264KWQN-G-SNERE1 | 32-pin plastic QFN (LCC-32P-M19) |
| MB95F262HP-G-SH-SNE2 MB95F262KP-G-SH-SNE2 MB95F263HP-G-SH-SNE2 MB95F263KP-G-SH-SNE2 MB95F264HP-G-SH-SNE2 MB95F264KP-G-SH-SNE2 | 24-pin plastic SDIP (DIP-24P-M07) |
| MB95F262HPF-G-SNE2 MB95F262KPF-G-SNE2 MB95F263HPF-G-SNE2 MB95F263KPF-G-SNE2 MB95F264HPF-G-SNE2 MB95F264KPF-G-SNE2 | 20-pin plastic SOP (FPT-20P-M09) |
| MB95F262HPFT-G-SNE2 MB95F262KPFT-G-SNE2 MB95F263HPFT-G-SNE2 MB95F263KPFT-G-SNE2 MB95F264HPFT-G-SNE2 MB95F264KPFT-G-SNE2 | 20-pin plastic TSSOP (FPT-20P-M10) |
| MB95F282HWQN-G-SNE1 MB95F282HWQN-G-SNERE1 MB95F282KWQN-G-SNERE1 MB95F282KWQN-G-SNERE1 MB95F283HWQN-G-SNERE1 MB95F283HWQN-G-SNERE1 MB95F283KWQN-G-SNERE1 MB95F283KWQN-G-SNERE1 MB95F284HWQN-G-SNERE1 MB95F284HWQN-G-SNERE1 MB95F284KWQN-G-SNERE1 MB95F284KWQN-G-SNERE1 MB95F284KWQN-G-SNERE1 | 32-pin plastic QFN (LCC-32P-M19) |
| MB95F282HPH-G-SNE2 MB95F282KPH-G-SNE2 MB95F283HPH-G-SNE2 MB95F283KPH-G-SNE2 MB95F284HPH-G-SNE2 MB95F284KPH-G-SNE2 | 16-pin plastic DIP (DIP-16P-M06) |


| Part Number | Package |
|--------------------|--------------------|
| MB95F282HPF-G-SNE1 | |
| MB95F282KPF-G-SNE1 | |
| MB95F283HPF-G-SNE1 | 16-pin plastic SOP |
| MB95F283KPF-G-SNE1 | (FPT-16P-M06) |
| MB95F284HPF-G-SNE1 | |
| MB95F284KPF-G-SNE1 | |
| MB95F272HPH-G-SNE2 | |
| MB95F272KPH-G-SNE2 | |
| MB95F273HPH-G-SNE2 | 8-pin plastic DIP |
| MB95F273KPH-G-SNE2 | (DIP-8P-M03) |
| MB95F274HPH-G-SNE2 | |
| MB95F274KPH-G-SNE2 | |
| MB95F272HPF-G-SNE2 | |
| MB95F272KPF-G-SNE2 | |
| MB95F273HPF-G-SNE2 | 8-pin plastic SOP |
| MB95F273KPF-G-SNE2 | (FPT-8P-M08) |
| MB95F274HPF-G-SNE2 | |
| MB95F274KPF-G-SNE2 | |


■ PACKAGE DIMENSION

| 24-pin plastic SDIP | Lead pitch | 1.778 mm |
|---------------------|--------------------------------|--------------------|
| | Package width × package length | 6.40 mm × 22.86 mm |
| | Sealing method | Plastic mold |
| | Mounting height | 4.80 mm Max |
| | | |
| | | |
| (DIP-24P-M07) | | |





Please check the latest Package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/







Please check the latest Package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/







Please check the latest Package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/







Please check the latest Package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/






Please check the latest Package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/






Please check the latest Package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


| 8-pin plastic DIP | Lead pitch | 2.54 mm |
|-------------------|----------------|--------------|
| | Sealing method | Plastic mold |
| | | |
| | | |
| | | |
| | | |
| (DIP-8P-M03) | | |



Please check the latest Package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)







Please check the latest Package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

| Page | Section | Details |
|--------|--|---|
| 1 | _ | Changed the family name. $F^2MC-8FX \rightarrow New 8FX$ |
| 2 | ■ FEATURES | Added "• Power-on reset". |
| 3 | ■ PRODUCT LINE-UP • MB95260H Series | Added the parameter "Power-on reset". |
| 5 | ■ PRODUCT LINE-UP • MB95270H Series | Added the parameter "Power-on reset". |
| 6 | ■ PRODUCT LINE-UP • MB95280H Series | Added the parameter "Power-on reset". |
| 10 | ■ PIN ASSIGNMENT | Deleted the HCLK1 pin and the HCLK2 pin. |
| 11 | | Deleted the HCLK1 pin and the HCLK2 pin. |
| 13 | ■ PIN DESCRIPTION (MB95260H Series, 32 pins) | Deleted the HCLK1 pin and the HCLK2 pin. |
| 15 | ■ PIN DESCRIPTION (MB95260H Series, 24 pins) | Deleted the HCLK1 pin and the HCLK2 pin. |
| 17 | ■ PIN DESCRIPTION (MB95260H Series, 20 pins) | Deleted the HCLK1 pin and the HCLK2 pin. |
| 18 | ■ PIN DESCRIPTION (MB95270H Series, 8 pins) | Deleted the HCLK1 pin and the HCLK2 pin. |
| 19 | ■ PIN DESCRIPTION (MB95280H | Deleted the HCLK1 pin. |
| 20 | Series, 32 pins) | Deleted the HCLK2 pin. |
| 21 | ■ PIN DESCRIPTION (MB95280H | Deleted the HCLK1 pin. |
| 22 | Series, 16 pins) | Deleted the HCLK2 pin. |
| 27 | ■ BLOCK DIAGRAM (MB95260H Series) | Deleted the HCLK1 pin and the HCLK2 pin. |
| 28 | ■ BLOCK DIAGRAM (MB95270H Series) | Deleted the HCLK1 pin and the HCLK2 pin. |
| 29 | ■ BLOCK DIAGRAM (MB95280H Series) | Deleted the HCLK1 pin and the HCLK2 pin. |
| 52, 53 | ■ ELECTRICAL CHARACTERISTICS 4. AC Characteristics | Deleted all information about the HCLK1 pin and the HCLK2 pin in the table. |
| 54 | (1) Clock Timing | Deleted the HCLK1 pin and the HCLK2 pin in the "• Input waveform generated when an external clock (main clock) is used". |
| | | Deleted the external connection diagram for the HCLK1 pin and the HCLK2 pin in "• Figure of main clock input port external connection". |





FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department