All-In-One Ruggedized 5GT/s 2:1/1:2 PCIe Mux and Redriver with Equalization

General Description

The MAX14982 integrates MUX and redriver functionalities, offering an all-in-one solution capable of switching between multiple hosts or sinks and overcoming circuitboard losses. The solution is ideal for switching and redriving high-speed PCIe® 5.0GT/s (Gigatransfers per second) signals and operates from a single +3.3V supply.

The IC features bidirectional redrivers with built-in independent programmable equalization, output preemphasis, and boost that overcome transmission line noise while preserving signal integrity at the receiver.

The MAX14982 utilizes advanced power-saving techniques where power consumption is reduced by entering standby mode when no drive is connected. The device also features flow-through pin outs to simplify routing and increase layout flexibility.

The MAX14982 is available in a space-saving, 42-pin 3.5mm x 9mm, TQFN package optimal reducing layout complexity as compared to stand-alone mux and redriver solutions. The MAX14982 is specified over the -40° C to $+85^{\circ}$ C industrial operating temperature range.

Applications

- Industrial/Embedded PCs
- Ruggedized Server/Carrier Boards
- Test Equipment
- Medical Equipment

PCIe is a registered trademark of PCI-SIG Corp.


to www.maximintegrated.com/MAX14982.related.

For related parts and recommended products to use with this part, refer

Benefits and Features

- Fully Integrated for Ease of Use and Design Flexibility
 - Capable of Switching Between Multiple Hosts and Sinks While Overcoming Board Losses
 - Optimized for PCIe Gen II (5.0GT/s); Gen I (2.5GT/s) Compatible
 - Three Levels of Independent Programmable Input Equalization and Output Deemphasis Up to 6bB
- High Level of Performance to Overcome Noise in Lossy Channels
 - Random Jitter: 0.5ps_{RMS} (typ)
 - Deterministic Jitter: 20psp-p (typ)
 - · Equalization Permits Placement Up to 30in FR4
- Robust Solution for Harsh Environments
 - Industrial Temperature Rated: -40°C to +85°C
 - ±2.5kV Human Body Model (HBM) Protection on All Pins
 - Housed in a Flow-Through (3.5mm x 9.5mm) TQFN Package for Resistance to Vibrations/ Shocks

Pin Configuration



Ordering Information appears at end of data sheet.



19-6717; Rev 0; 6/13

All-In-One Ruggedized 5GT/s 2:1/1:2 PCIe Mux and Redriver with Equalization

Absolute Maximum Ratings

| (Voltages referenced to GND.) | |
|---|--|
| V _{CC} 0.3V to +4.0V | |
| All Other Pins (Note 1)0.3V to (V _{CC} + 0.3V) | |
| Continuous Current, IN_P, IN_M, OUT_P, OUT_M±30mA | |
| Peak Current, IN_P, IN_M, OUT_P, | |
| OUT_M (for 10kHz, 1% duty cycle)±100mA | |
| Continuous Power Dissipation (T _A = +70°C) | |
| 42-Pin TQFN (derate 34.5mW/°C above +70°C)2758mW | |

| Junction-to-Case Thermal Resistance | |
|--|-----------------|
| θ _{JC} (Note 2) | +2°C/W |
| Junction-to-Ambient Thermal Resistance | |
| θ _{JA} (Note 2) | +29°C/W |
| Operating Temperature Range | 40°C to +85°C |
| Junction Temperature Range | -40°C to +150°C |
| Storage Temperature Range | -65°C to +150°C |
| Lead Temperature (soldering, 10s) | +300°C |

Note 1: All I/O pins are clamped by internal diodes.

Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

 $(V_{CC} = +3.0V \text{ to } +3.6V, C_{CL} = 75nF \text{ coupling capacitor on each output, } R_L = 50\Omega \text{ on each output, } T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ wise noted. Typical values are at $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C.$) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS | | MIN | TYP | MAX | UNITS | |
|---|-------------------------------------|---|-----------------------|------|-----|------|-------|--|
| DC PERFORMANCE | | | | | | | | |
| Power-Supply Range | V _{CC} | | | 3.0 | | 3.6 | V | |
| | | | INEQ_ = ODE_ = GND | | 120 | 150 | | |
| Supply Current | Icc | EN = V _{CC} | $INEQ = ODE = V_{CC}$ | | 160 | 205 | mA | |
| | | EN = GND | | | 50 | | | |
| Input Impedance, Differential | Z _{RX-DIFF-DC} | DC | | 80 | 100 | 120 | Ω | |
| Output Impedance, Differential | Z _{TX-DIFF-DC} | DC | | 80 | 100 | 120 | Ω | |
| Common-Mode Resistance to GND, Input Terminations Not Powered | Z _{RX-HIGH-} IMP-DC | $V_{IN_P} = V_{IN_M} = -150 \text{mV} \text{ to } +200 \text{mV}$ | | 50 | | | kΩ | |
| Common-Mode Resistance to GND, Input Terminations Powered | Z _{RX-DC} | DC | | 40 | 50 | 60 | Ω | |
| Output Short-Circuit Current | I _{TX-SHORT} | Single-ended (Note 4) | | 90 | | | mA | |
| Common-Mode Delta, Between Active and Idle States | VTX-CM-DC- ACTIVE-IDLE- DELTA | | | -100 | | +100 | mV | |
| DC Output Offset, During Active State | V _{TX-ACTIVE} - DIFF-DC | ABS(V _{OUT_P} - V _{OUT_M}) | | -25 | | +25 | mV | |
| DC Output Offset, During Electrical Idle | V _{TX} -IDLE-DIFF- DC | - ABS(V _{OUT_P} - V _{OUT_M}) | | -10 | | +10 | mV | |
| AC PERFORMANCE | | | | | | | | |
| Input Return Loss, Differential | DI av ava- | 0.05GHz < f ≤ | 1.25GHz (Note 4) | 10 | | | dB | |
| input Return Loss, Dinerential | RL _{RX-DIFF} | 1.25GHz < f ≤ 2.5GHz (Note 4) | | 8 | | | | |

All-In-One Ruggedized 5GT/s 2:1/1:2 PCIe Mux and Redriver with Equalization

Electrical Characteristics (continued)

 $(V_{CC} = +3.0V \text{ to } +3.6V, C_{CL} = 75nF \text{ coupling capacitor on each output, } R_L = 50\Omega \text{ on each output, } T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C.$) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---|--------------------------------------|---|-----|------|-------------------|-------------------|
| Input Return Loss, Common Mode | RL _{RX-CM} | 0.05GHz < f ≤ 2.5GHz (Note 4) 6 | | | dB | |
| Outrout Datum Laga Differential | | 0.05GHz < f ≤ 1.25GHz (Note 4) | 10 | | | |
| Output Return Loss, Differential | RL _{TX-DIFF} | 1.25GHz < f ≤ 2.5GHz (Note 4) | 8 | | - | dB |
| Output Return Loss, Common Mode | RL _{TX-CM} | 0.05GHz < f ≤ 2.5GHz (Note 4) | 6 | | | dB |
| Differential Input Signal Range, Redriver Operation | V _{RX-DIFF-PP} | 0.05GHz < f ≤ 2.5GHz | 150 | | 1200 | mV _{P-P} |
| Differential Output Voltage, Full Swing, No Deemphasis | V _{TX-DIFF-PP} | 2 x ABS($V_{OUT_P} - V_{OUT_M}$), ODE_1 = GND, ODE_0 = V_{CC} (see Table 1), f = 500MHz | 800 | 1000 | 1300 | mV _{P-P} |
| Differential Output Voltage, Low Swing, No Deemphasis | V _{TX-DIFF-PP-} LOW | 2 x ABS($V_{OUT_P} - V_{OUT_M}$), ODE_1 = ODE_0 = GND (see Table 1), f = 500MHz | 600 | 750 | 1000 | mV _{P-P} |
| Output Deemphasis Ratio, 0dB | V _{TX-DE-RATIO-} 0dB | ODE_1 = GND, ODE_0 = V _{CC} or GND, Figure 1 (see Table 1) | | 0 | | dB |
| Output Deemphasis Ratio, 3.5dB | V _{TX-DE-RATIO-} 3.5dB | $\begin{array}{c c} ODE_1 = V_{CC}, ODE_0 = GND, Figure 1 \\ (see Table 1) \end{array}$ | | | dB | |
| Output Deemphasis Ratio, 6dB | V _{TX-DE-RATIO-} 6dB | ODE_1 = V _{CC} , ODE_0 = V _{CC} , Figure 1 (see Table 1) | 6 | | dB | |
| Input Equalization, 0dB | V _{RX-EQ-0dB} | INEQ_1 = GND, INEQ_0 = GND or V _{CC} (see Table 2) | ; 0 | | dB | |
| Input Equalization, 3.5dB | V _{RX-EQ-3.5dB} | INEQ_1 = V _{CC,} INEQ_0 = GND (see Table 2) | 3.5 | | dB | |
| Input Equalization, 6dB | V _{RX-EQ-6dB} | INEQ_1 = V_{CC} , INEQ_0 = V_{CC} (see Table 2) | | 6 | | dB |
| Output Common-Mode Voltage | V _{TX-CM-AC-PP} | MAX(V _{OUT_P} + V _{OUT_M})/2 - MIN(V _{OUT_P} + V _{OUT_M})/2 (Note 4) | | | 100 | mV _{P-P} |
| Propagation Delay | t _{PD} | (Note 4) | 160 | 280 | 400 | ps |
| Rise/Fall Time | t _{TX-RISE-FALL} | (Note 5) | 30 | | | ps |
| Rise/Fall Time Mismatch | t _{TX-RF-} MISMATCH | (Notes 4, 5) 20 | | 20 | ps | |
| Deterministic Jitter | t _{TX-DJ-DD} | K28.5 ≤ pattern, AC-coupled, R_L = 50Ω, effects of deemphasis deembedded (Note 4), 5GT/s | | 20 | | ₽s₽₋₽ |
| Random Jitter | t _{TX-RJ-DD} | D10.2 pattern, f > 1.5MHz 0.5 1.4 | | 1.4 | ps _{RMS} | |
| Electrical Idle Entry Delay | t _{TX-IDLE-SET-} TO-IDLE | From input to output | | 15 | | ns |

All-In-One Ruggedized 5GT/s 2:1/1:2 PCIe Mux and Redriver with Equalization

Electrical Characteristics (continued)

 $(V_{CC} = +3.0V \text{ to } +3.6V, C_{CL} = 75nF \text{ coupling capacitor on each output, } R_L = 50\Omega \text{ on each output, } T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ wise noted. Typical values are at $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C.$) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|---------------------------------------|---|------|------|-----|-------------------|
| Electrical Idle Exit Delay | t _{TX-IDLE-TO-} DIFF-DATA | From input to output | | 8 | | ns |
| Electrical Idle Detect Threshold | V _{TX-IDLE-} THRESH | | 40 | 100 | 130 | mV _{P-P} |
| Output Voltage During Electrical Idle (AC) | V _{TX-IDLE-DIFF-} AC-P | ABS(V _{OUT_P} - V _{OUT_M}) | | | 35 | mV _{P-P} |
| Receiver Detect Pulse Amplitude | V _{TX-RCV-} DETECT | Voltage change in positive direction (Note 4) | | 600 | | mV |
| Receiver Detect Pulse Width | | | | 100 | | ns |
| Receiver Detect Retry Period | | | | 200 | | ns |
| CONTROL LOGIC | | | | | | |
| Input Logic-Level Low | VIL | | | | 0.6 | V |
| Input Logic-Level High | VIH | | 1.4 | | | V |
| Input Logic Hysteresis | V _{HYST} | | | 130 | | mV |
| Input Pulldown Resistor | R _{DOWN} | | 37.5 | 60 | 150 | kΩ |
| ESD PROTECTION | | | | | | |
| ESD Voltage | | Human Body Model | | ±2.5 | | kV |

Note 3: All devices are 100% production tested at T_A = -40°C to +85°C. Specifications for all temperature limits are guaranteed by design.

Note 4: Guaranteed by design.

Note 5: Rise and fall times are measured using 20% and 80% levels.

Timing Diagram





Figure 1. Illustration of Output Deemphasis

All-In-One Ruggedized 5GT/s 2:1/1:2 PCIe Mux and Redriver with Equalization

VIN = 200mV_{P-P}, 5GT/s, ODE_ = 00, INEQ_ = 00 500 400 300 200 100 100mV/div 0 -100 -200 -300 -400 -500 -150 -100 -50 0 50 100 150 50ps/div VIN = 200mVP-P, 5GT/s, ODE_ = 10, INEQ_ = 00 MAX14982 toc03 600 400 200 200mV/div 0 -200 -400 -600 -150 -100 -50 0 50 100 150 50ps/div VIN = 500mVP-P WITH 6in STRIPLINE, 5GT/s, ODE_ = 01, INEQ_ = 00 600 400 200 200mV/div 0 -200 -400 -600 -150 -100 -50 0 50 100 150 50ps/div

Typical Operating Characteristics


(T_A = +25°C, unless otherwise noted.)




All-In-One Ruggedized 5GT/s 2:1/1:2 PCIe Mux and Redriver with Equalization

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, unless otherwise noted.)$





-50 50 0 50ps/div

All-In-One Ruggedized 5GT/s 2:1/1:2 PCIe Mux and Redriver with Equalization

Pin Description


| PIN | NAME | FUNCTION |
|--|-----------------|---|
| 1, 17, 22, 38 | V _{CC} | Power-Supply Input. Bypass V _{CC} to GND with 1 μ F and 0.01 μ F capacitors in parallel as close to the device as possible, recommended on each V _{CC} pin. |
| 2 | INEQ1 | Channel 1 Input Equalization Control MSB. See Table 2. INEQ1 is internally pulled down by a $60k\Omega$ (typ) resistor. |
| 3 | INEQ0 | Channel 1 Input Equalization Control LSB. See Table 2. INEQ0 is internally pulled down by a $60k\Omega$ (typ) resistor. |
| 4, 7, 11, 14, 23, 26, 29, 31, 34, 37 | GND | Ground |
| 5 | INP | Channel 1 Noninverting Input |
| 6 | INM | Channel 1 Inverting Input |
| 8 | SEL1 | Channel 1 Active Output Selection Input. Drive SEL1 low to activate A outputs. Drive SEL1 high to activate B outputs. SEL1 is internally pulled down by a $60k\Omega$ (typ) resistor. |
| 9 | SEL2 | Channel 2 Active Input Selection Input. Drive SEL2 low to activate A inputs. Drive SEL2 high to activate B inputs. SEL2 is internally pulled down by a $60k\Omega$ (typ) resistor. |
| 10 | EN | Enable Input. Drive EN low for reduced power standby mode. Drive EN high for normal operation. EN is internally pulled down by a $60k\Omega$ (typ) resistor. |
| 12 | OUTP | Channel 2 Noninverting Output |
| 13 | OUTM | Channel 2 Inverting Output |
| 15 | ODE1 | Channel 2 Output Deemphasis Control MSB. See Table 1. ODE1 is internally pulled down by a $60k\Omega$ (typ) resistor. |
| 16 | ODE0 | Channel 2 Output Deemphasis Control LSB. See Table 1. ODE0 is internally pulled down by a $60k\Omega$ (typ) resistor. |
| 18 | INEQA1 | Channel 2 Input A Equalization Control MSB. See Table 2. INEQA1 is internally pulled down by a $60k\Omega$ (typ) resistor. |
| 19 | INEQA0 | Channel 2 Input A Equalization Control LSB. See Table 2. INEQA0 is internally pulled down by a $60k\Omega$ (typ) resistor. |
| 20 | INEQB1 | Channel 2 Input B Equalization Control MSB. See Table 2. INEQB1 is internally pulled down by a $60k\Omega$ (typ) resistor. |
| 21 | INEQB0 | Channel 2 Input B Equalization Control LSB. See Table 2. INEQB0 is internally pulled down by a $60k\Omega$ (typ) resistor. |
| 24 | INBM | Channel 2 Inverting Input B |
| 25 | INBP | Channel 2 Noninverting Input B |
| 27 | INAM | Channel 2 Inverting Input A |
| 28 | INAP | Channel 2 Noninverting Input A |
| 30 | RX_DET | Receiver Detection Control Bit. Toggle RX_DET to initiate receiver detection. RX_DET is internally pulled down by a $60k\Omega$ (typ) resistor. |
| 32 | OUTBM | Channel 1 Inverting Output B |
| 33 | OUTBP | Channel 1 Noninverting Output B |
| 35 | OUTAM | Channel 1 Inverting Output A |
| 36 | OUTAP | Channel 1 Noninverting Output A |
| 39 | ODEB0 | Channel 1 Output B Deemphasis Control LSB. See Table 1. ODEB0 is internally pulled down by a $60k\Omega$ (typ) resistor. |

All-In-One Ruggedized 5GT/s 2:1/1:2 PCIe Mux and Redriver with Equalization

Pin Description (continued)

| PIN | NAME | FUNCTION |
|-----|-------|---|
| 40 | ODEB1 | Channel 1 Output B Deemphasis Control MSB. See Table 1. ODEB1 is internally pulled down by a $60k\Omega$ (typ) resistor. |
| 41 | ODEA0 | Channel 1 Output A Deemphasis Control LSB. See Table 1. ODEA0 is internally pulled down by a $60k\Omega$ (typ) resistor. |
| 42 | ODEA1 | Channel 1 Output A Deemphasis Control MSB. See Table 1. ODEA1 is internally pulled down by a $60k\Omega$ (typ) resistor. |
| _ | EP | Exposed Pad. Internally connected to GND. Connect EP to a large ground plane to maximize thermal performance as well as good ground conductivity to the device. |

Functional Diagram



All-In-One Ruggedized 5GT/s 2:1/1:2 PCIe Mux and Redriver with Equalization

Detailed Description

The MAX14982 is an active 2:1/1:2 multiplexer designed to equalize and redrive PCIe signals up to 5.0GT/s. The device features PCIe-required electrical idle and receiver detection on each channel, and improves signal integrity at the receiver through independent programmable input equalization and output deemphasis.

Enable Input (EN)

The MAX14982 features an active-high enable input (EN). EN has an internal pulldown resistor of $60k\Omega$ (typ). When EN is driven low or left unconnected, the IC enters reduced power standby mode and the redrivers are disabled. Drive EN high for normal operation.

Active Input/Output Select (SEL1, SEL2)

SEL1 selects the active output for channel 1 and SEL2 selects the active input for channel 2. Drive SEL1 or SEL2 low or leave unconnected to activate A inputs or outputs. Drive SEL1 or SEL2 high to activate B inputs or outputs. SEL1 and SEL2 have internal pulldown resistors of $60k\Omega$ (typ).

Table 1. Output Deemphasis

| ODE_1 | ODE_0 | OUTPUT DEEMPHASIS (dB) | |
|-------|-------|---------------------------|--|
| 0 | 0 | 0, low swing | |
| 0 | 1 | 0, full swing | |
| 1 | 0 | 3.5, full swing | |
| 1 | 1 | 6, full swing | |

Table 2. Input Equalization

| INEQ_1 | INEQ_0 | INPUT EQUALIZATION (dB) |
|--------|--------|----------------------------|
| 0 | Х | 0 |
| 1 | 0 | 3.5 |
| 1 | 1 | 6 |

X = Don't Care

Table 3. Receiver Detection

Programmable Output Deemphasis (ODE_0, ODE_1)

The MAX14982 features independent programmable output deemphasis capable of providing 0dB, 3.5dB, or 6dB deemphasis on any channel. When both ODE_0 and ODE_1 are driven low or left unconnected, the output is in low-swing mode (750mV typ) (see Table 1). ODE0, ODE1, ODEA0, ODEA1, ODEB0, and ODEB1 have internal pulldown resistors of $60k\Omega$ (typ).

Programmable Input Equalization (INEQ_0, INEQ_1)

The MAX14982 features independent programmable input equalization capable of providing 0dB, 3.5dB, or 6dB of high-frequency equalization on any channel (see Table 2.) INEQ0, INEQ1, INEQA0, INEQA1, INEQB0, and INEQB1 have internal pulldown resistors of $60k\Omega$ (typ).

Receiver Detection (RX_DET)

The MAX14982 features receiver detection on each channel. Receiver detection initializes on the rising edge of EN, or upon initial power-up if EN is high. Receiver detection can also be initiated on a rising or falling edge of the RX_DET, SEL1, or SEL2 inputs when EN is high. During this time, the part remains in reduced power standby mode and the outputs are squelched, despite the logic-high state of EN. Once started, receiver detection repeats indefinitely on each channel. Once a receiver is detected on one of the channels, up to 2¹⁶ more attempts are made on the other channel. Upon receiver detection, channel output and electrical idle detection are enabled (see Table 3). RX_DET has an internal pulldown resistor of $60k\Omega$ (typ).

Electrical Idle Detection


The IC features electrical idle detection to prevent unwanted noise from being redriven at the output. If the MAX14982 detects that the differential input has fallen below V_{TX-IDLE-THRESH}, the MAX14982 squelches the output. For differential input signals that are above V_{TX-IDLE-THRESH}, the MAX14982 turns on the output and redrives the signal.

| RX_DET/ SEL1/SEL2 | EN | DESCRIPTION | |
|------------------------|----|--|--|
| Х | 0 | Receiver detection inactive | |
| 0 | 1 | Following a rising or falling edge; indefinite retry until receiver detected | |
| Rising or falling edge | 1 | Initiate receiver detection | |
| 1 | 1 | Following a rising or falling edge; indefinite retry until receiver detected | |

X = Don't Care

All-In-One Ruggedized 5GT/s 2:1/1:2 PCIe Mux and Redriver with Equalization

Typical Application Circuit



Applications Information

Layout

Circuit board layout and design can significantly affect the performance of the MAX14982. Use good high-frequency design techniques, including minimizing ground inductance and using controlled-impedance transmission lines on data signals. It is recommended to run receive and transmit on different layers to minimize crosstalk and to place 1μ F and 0.01μ F power-supply bypass capacitors in parallel as close to V_{CC} as possible on each V_{CC} pin. Always connect V_{CC} to a power plane.

Exposed Pad Package

The exposed-pad, 42-pin TQFN package incorporates features that provide a very low thermal resistance path

for heat removal from the IC. The exposed pad on the MAX14982 must be soldered to the circuit board ground plane for proper thermal performance. For more information on exposed-pad packages, refer to Application Note 862: *HFAN-08.1: Thermal Considerations of QFN and Other Exposed-Paddle Packages*.

Power-Supply Sequencing

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the device.

Proper power-supply sequencing is recommended for all devices. Always apply GND then V_{CC} before applying signals, especially if the signal is not current limited.

All-In-One Ruggedized 5GT/s 2:1/1:2 PCIe Mux and Redriver with Equalization

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
|--------------|--------------|-------------|
| MAX14982CTO+ | 0°C to +70°C | 42 TQFN-EP* |

+Denotes a lead(Pb)-free/RoHS-compliant package.

*EP = Exposed pad.

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE | PACKAGE | OUTLINE | LAND |
|------------|---------|----------------|----------------|
| TYPE | CODE | NO. | PATTERN NO. |
| 32 TQFN-EP | T3255+4 | <u>21-0140</u> | <u>90-0012</u> |

All-In-One Ruggedized 5GT/s 2:1/1:2 PCIe Mux and Redriver with Equalization

Revision History

| REVISION | REVISION | DESCRIPTION | PAGES |
|----------|----------|-----------------|---------|
| NUMBER | DATE | | CHANGED |
| 0 | 6/13 | Initial release | — |

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.