

# Lattice Diamond

## Leading-edge design and implementation tools optimized for Lattice FPGA architectures

Lattice Diamond® design software offers leading-edge design and implementation tools optimized for cost-sensitive, low-power Lattice FPGA architectures. Diamond is the next generation replacement for ispLEVER® featuring design exploration, ease of use, improved design flow, and numerous other enhancements. This combination of new and enhanced features allows users to complete designs faster, easier, and with better results than ever before.

Diamond software is available as a download from the Lattice website for both Windows and Linux. Once downloaded and installed, it can be used with either a free license or a subscription license.

### Diamond Software Free License

A free license can be requested from the Lattice website. This license provides immediate access to many popular Lattice devices such as MachXO2™, MachXO™, LatticeXP2™ and LatticeECP2™ at no cost. It includes Synopsys® Synplify Pro™ for Lattice synthesis and Aldec® Active-HDL™ Lattice Edition II mixed language simulator.\*

### Diamond Software Subscription License

A subscription license can be purchased which adds support for all Lattice FPGAs including the latest LatticeECP3™ devices. It also includes Synopsys Synplify Pro for Lattice synthesis and Aldec Active-HDL Lattice Edition II mixed language simulator\*.

#### ✓ SUPERIOR DESIGN EXPLORATION

#### ✓ EASE OF USE

#### ✓ IMPROVED DESIGN FLOW



## Key Features and Benefits

### ■ Design Exploration Features

- Explore design alternatives with Implementations & Strategies
- Run Manager for accelerating exploration and utilizing multi-core processors
- Integrated HDL code checking
- Lattice Synthesis Engine (LSE) for additional synthesis exploration options.

### ■ Ease-of-Use Features

- Advanced next generation user interface
- Centralized reports and messaging
- Extensive cross-probing support
- File list View for managing multiple constraint, preference, debug, timing analyzer, and power calculator files
- ECO Editor for specific physical netlist-level changes
- Programmer for improved programming support

### ■ Improved Design Flow

- New Timing Analyzer view allows updated timing analysis, including clock jitter analysis, without re-implementing the design
- Simulation Wizard to easily export designs to multiple simulators
- Incremental design flow for accelerating run time with small HDL changes

### ■ Additional Software Included with Diamond

- LatticeMico™ system integration for embedded microprocessor applications
- EPIC full-featured physical netlist-level editor


\*Aldec Active-HDL Lattice Edition II simulator is only available for Windows. Floating licenses require the additional ALDEC-USBKEY product.

design to Aldec or ModelSim simulators in the format you choose.

# Improved Features


Feature	Description
<b>Power Calculator</b>	<ul style="list-style-type: none"> <li>• Uses highly accurate data models and a data-driven power model</li> <li>• Provides power estimation and calculation results, graphical power displays, and reports</li> <li>• In addition, Power Estimator is a stand-alone tool that provides power estimation</li> </ul>
<b>Spreadsheet View</b>	<ul style="list-style-type: none"> <li>• Enter and view design constraints (pin assignments, clock resource usage, global preferences, timing preferences, and more)</li> <li>• Checks pin assignments real-time or on-demand</li> </ul>
<b>Package View</b>	<ul style="list-style-type: none"> <li>• Easy graphical assignment of signals to pins</li> <li>• Graphical representation of SSO noise analysis</li> </ul>
<b>Floorplanning Tasks</b>	<ul style="list-style-type: none"> <li>• Floorplan View – View design placement and edit placement constraints</li> <li>• Physical View – Detailed view of physical routing of paths to understand timing issues</li> <li>• Netlist View – Browse design ports, instances, and nets. Drag and drop into other views to set constraints.</li> <li>• NCD View – Detailed usage information of physical components</li> <li>• Device View – View device resources and edit placement constraints</li> </ul>
<b>Lattice Synthesis Engine (LSE)</b>	<ul style="list-style-type: none"> <li>• Supports MachXO2 and MachXO device families</li> <li>• Supports both Verilog and VHDL languages and uses Synopsys Design Compiler Constraints (SDC) format for constraints.</li> </ul>
<b>Reveal Hardware Debugger</b>	<ul style="list-style-type: none"> <li>• Easy insertion of embedded logic analyzer debug hardware for real-time analysis</li> <li>• New streamlined Reveal Analyzer module with multiple cursors and rubber banding for measuring events in the waveform display</li> </ul>
<b>IPexpress</b>	<ul style="list-style-type: none"> <li>• The interface to the catalog of modules and intellectual property (IP) optimized for Lattice devices</li> <li>• Import a reference file for each module or IP to easily incorporate the changes resulting from regenerating a module or IP</li> </ul>
<b>Programmer</b>	<ul style="list-style-type: none"> <li>• Comprehensive device programming manager</li> <li>• Efficiently programs Lattice devices using JEDEC and bitstream files generated by Lattice software</li> </ul>
<b>Deployment Tool</b>	<ul style="list-style-type: none"> <li>• Creates various device programming file formats for testers, embedded systems or external memories</li> </ul>
<b>Synopsys Synplify Pro for Lattice Synthesis</b>	<ul style="list-style-type: none"> <li>• Automatically produce an RTL schematic of your design</li> <li>• Cross-probe with RTL source code</li> <li>• Mixed VHDL and Verilog synthesis support</li> <li>• Compile points</li> <li>• Automatic re-timing (balancing registers across combinatorial logic)</li> <li>• Automatic gated-clock and generated-clock conversion for efficient implementation of RTL written for an ASIC into an FPGA</li> </ul>
<b>Aldec Active-HDL Simulation</b>	<ul style="list-style-type: none"> <li>• Mixed language simulation of VHDL and Verilog (Aldec Active-HDL Lattice Edition II only)</li> <li>• Language Assistant</li> <li>• Code Execution Tracing</li> <li>• Advanced Breakpoint Management</li> <li>• Memory Viewing</li> </ul>

## Floorplan View




Floorplan View provides the ability to view design placement and edit placement constraints.

## Package View




Easy graphical assignment of signals to pins and a graphical representation of SSO noise analysis.

## Physical View




A detailed, read-only view of the physical routing of paths for a more detailed understanding of timing issues.

## Reveal Hardware Debugger




The Reveal Hardware Debugger uses a signal-centric model that allows easy insertion of embedded logic analyzer debug hardware for real-time analysis.

## Power Calculator



The data driven approach of Power Calculator provides very accurate results for both power estimation and calculation.

## IPexpress



An interface to the Lattice catalog of modules and IP optimized for Lattice devices.

## Diamond Software Configuration Summary

	Lattice Diamond Free License	Lattice Diamond Subscription License
<b>Lattice Device Support</b>		
LatticeECP3, LatticeECP2M/S, LatticeSC™, LatticeSCM™, LatticeECP2/S		✓
MachXO2, MachXO, LatticeECP™, LatticeEC™, LatticeXP™, LatticeXP2, LatticeECP2	✓	✓
<b>Key Software Features</b>		
Complete Diamond Software Environment	✓	✓
<b>Third-Party Software</b>		
Synopsys Synplify Pro	✓	✓
Aldec Active-HDL Lattice Edition II	✓	✓
<b>Operating Systems</b>		
Windows 7 (64-bit app for 64-bit OS, 32-bit app for 32-bit OS) – Vista and XP (32-bit app for 32-bit OS)	✓	✓
Linux (64-bit app for 64-bit OS, 32-bit app for 32-bit OS) – REHL 6, 5 and 4; Novell SUSE 10	✓	✓
<b>Licensing and Ordering</b>		
License Terms	1 Year Nodelocked Only, Renewable	1 Year Subscription, Nodelocked or Floating
Ordering Part Number	N/A	DIAMOND-E-12M

## Related Products

Product	Description	Ordering Part Number
Diamond DVD Media Backup	Diamond software on DVD media. This is media only and does not include a Diamond license.	DIAMOND-I-12M
USB Key for Aldec Simulation Floating License	Required to use Aldec simulation with a floating license. Existing USB keys from ispLEVER can also be used with Diamond software.	ALDEC-USBKEY
Download Cable (1.2V to 5V USB Programming Cable)	USB programming cable	HW-USBN-2A
Download Cable (1.8V to 5V Parallel Port Programming Cable)	Parallel port programming cable	HW-DLN-3C

## Applications Support

1-800-LATTICE (528-8423)

503-268-8001

techsupport@latticesemi.com



Copyright © 2012 Lattice Semiconductor Corporation. Lattice Semiconductor, L (stylized) Lattice Semiconductor Corp., and Lattice (design), IPexpress, ispLEVER, ispVM, Lattice Diamond, LatticeEC, LatticeECP, LatticeECP2, LatticeECP2M, LatticeECP3, LatticeMico, LatticeMico32, LatticeSC, LatticeSCM, LatticeXP, LatticeXP2, MachXO, MachXO2, Reveal and sysIO are either registered trademarks or trademarks of Lattice Semiconductor Corporation in the United States and/or other countries. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

December 2012  
Order #: I0207F