

### FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

ICS843251I-04

# **General Description**



The ICS843251I-04 is a 10Gb/12Gb Ethernet Clock Generator and a member of the HiPerClocks™ family of high performance devices from IDT. The ICS843251I-04 can synthesize 10 Gigabit Ethernet and 12 Gigabit Ethernet with a 25MHz crystal. It can

also generate SATA and 10Gb Fibre Channel reference clock frequencies with the appropriate choice of crystals. The ICS843251I-04 has excellent phase jitter performance and is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

#### **Features**

- One differential 3.3V LVPECL output
- Crystal oscillator interface designed for 18pF parallel resonant crystal
- Crystal input frequency range: 19.33MHz 30MHz
- Output frequency range: 145MHz 187.5MHz
- VCO range: 580MHz 750MHz
- RMS phase jitter @ 156.25MHz, (1.875MHz 20MHz): 0.39ps (typical)
- Full 3.3V supply mode
- -40°C to 85°C ambient operating temperature
- Industrial temperature information available upon request
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages


#### **Configuration Table with 25MHz Crystal**

	Inputs			Output		
Crystal Frequency (MHz))	Feedback Divide	VCO Freq.(MHz)	N Output Divide	Frequency (MHz)	Application	
25	30	750	4	187.5	12 Gigabit Ethernet	
25	25	625	4	156.25	10 Gigabit Ethernet	

#### **Configuration Table with Selectable Crystals**

	Inputs			Output			
Crystal Frequency (MHz))	Feedback Divide	VCO Freq.(MHz)	N Output Divide	Frequency (MHz)	Application		
20	30	600	4	150	SATA		
21.25	30	637.5	4	159.375	10 Gigabit Fibre Channel		
24	25	600	4	150	SATA		
25.5	25	637.5	4	159.375	10 Gigabit Fibre Channel		
30	25	750	4	187.5	12 Gigabit Fibre Channel		

# **Block Diagram**



# **Pin Assignment**

Vcca ☐ 1	8 □Vcc
VEE □ 2	7 🗆 Q
XTAL_OUT ☐ 3	6 □nQ
XTAL_IN ☐ 4	5 □FREQ_SEL

ICS843251I-04 8 Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body G Package Top View

# **Table 1. Pin Descriptions**

Number	Name	Туре		Description
1	V <sub>CCA</sub>	Unused		Analog supply pin.
2	V <sub>EE</sub>	Power		Negative supply pin.
3, 4	XTAL_OUT XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	FREQ_SEL	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels.
6, 7	nQ, Q	Output		Differential output pair. LVPECL interface levels.
8	V <sub>CC</sub>	Power		Core supply pin.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, I <sub>O</sub> Continuos Current Surge Current	50mA 100mA
Package Thermal Impedance, $\theta_{JA}$	129.5°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 3A. Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		V <sub>CC</sub> - 0.13	3.3	V <sub>CC</sub>	V
I <sub>EE</sub>	Power Supply Current				70	mA
i <sub>CCA</sub>	Analog Supply Current				13	mA

Table 3B. LVCMOS/LVTTL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage		2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage		-0.3		0.8	V
I <sub>IH</sub>	Input High Current	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
I <sub>IL</sub>	Input Low Current	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ

# Table 3C. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$ , $V_{EE} = 0V$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Current; NOTE 1		V <sub>CC</sub> – 1.4		V <sub>CC</sub> - 0.9	μΑ
V <sub>OL</sub>	Output Low Current; NOTE 1		V <sub>CC</sub> - 2.0		V <sub>CC</sub> – 1.7	μΑ
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs termination with  $50\Omega$  to  $\mbox{V}_{\mbox{CC}}$  – 2V.

### **Table 4. Crystal Characteristics**

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation					
Frequency		19.33		30	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF


# **AC Electrical Characteristics**

Table 5. AC Characteristics,  $V_{CC}$  = 3.3V ± 5%,  $V_{EE}$  = 0V,  $T_A$  = -40°C to 85°C


Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequency		145		187.5	MHz
fiit(Q)	RMS Phase Jitter, Random;	156.25MHz, (Integration Range: 1.875MHz – 20MHz)		0.39		ps
fjit(Ø) NOTE 1	187.5MHz, (Integration Range: 1.875MHz – 20MHz)		0.40		ps	
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	285		415	ps
odc	Output Duty Cycle		48		52	%

NOTE 1: Please refer to Phase Noise Plots.


# **Typical Phase Noise at 187.5MHz**




# **Typical Phase Noise at 156.25MHz**




# **Parameter Measurement Information**




3.3V LVPECL Output Load AC Test Circuit



**Output Duty Cycle/Pulse Width/Period** 



**RMS Phase Jitter** 



**Output Rise/Fall Time** 

# **Application Information**

### **Power Supply Filtering Technique**

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS843251I-04 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{CC}$  and  $V_{CCA}$  should be individually connected to the power supply plane through vias, and 0.01 $\mu$ F bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic  $V_{CC}$  pin and also shows that  $V_{CCA}$  requires that an additional  $10\Omega$  resistor along with a  $10\mu$ F bypass capacitor be connected to the  $V_{CCA}$  pin.




Figure 1. Power Supply Filtering

# **Crystal Input Interface**

The ICS843251I-04 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




Figure 2. Crystal Input Interface

#### LVCMOS to XTAL Interface

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ .




Figure 3. General Diagram for LVCMOS Driver to XTAL Input Interface

### **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 4A. 3.3V LVPECL Output Termination




Figure 4B. 3.3V LVPECL Output Termination

### **Schematic Example**

Figure 5 shows an example of ICS843251I-04 application schematic. In this example, the device is operated at  $V_{CC} = 3.3V$ . The 18pF parallel resonant 25MHz crystal is used. The C1 = 33pF and C2 = 27pF are recommended for frequency accuracy. For different board layout, the C1 and C2 may be slightly adjusted for

optimizing frequency accuracy. Two examples of LVPECL termination are shown in this schematic. Additional termination approaches are shown in the *LVPECL Termination Application Note.* 




Figure 5. ICS843251I-04 Schematic Example

#### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS843251I-04. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS843251I-04 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC\_MAX</sub> \* I<sub>EE\_MAX</sub> = 3.465V \* 70mA = 242.55mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair

Total Power\_MAX (3.3V, with all outputs switching) = 242.55mW + 30mW = 272.55mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 129.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.273\text{W} * 129.5^{\circ}\text{C/W} = 120.4^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance  $\theta_{JA}$  for 8 Lead TSSOP, Forced Convection

$\theta_{JA}$ vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	129.5°C/W	125.5°C/W	123.5°C/W		

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.




Figure 6. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC} - 2V$ .

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.9V$  $(V_{CC\_MAX} - V_{OH\_MAX}) = 0.9V$
- For logic low, V<sub>OUT</sub> = V<sub>OL\_MAX</sub> = V<sub>CC\_MAX</sub> 1.7V
   (V<sub>CC\_MAX</sub> V<sub>OL\_MAX</sub>) = 1.7V

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = \textbf{19.8mW}$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = \textbf{10.2mW}$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW

# **Reliability Information**

Table 7.  $\theta_{JA}$  vs. Air Flow Table for a 8 Lead TSSOP


$\theta_{JA}$ vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	129.5°C/W	125.5°C/W	123.5°C/W		

### **Transistor Count**

The transistor count for ICS843251I-04 is: 1891

# **Package Outline and Package Dimensions**

Package Outline - G Suffix for 8 Lead TSSOP



**Table 8. Package Dimensions** 

All Dimensions in Millimeters					
Symbol	Minimum	Maximum			
N	8				
Α		1.20			
<b>A</b> 1	0.05	0.15			
A2	0.80	1.05			
b	0.19	0.30			
С	0.09	0.20			
D	2.90	3.10			
E	6.40 Basic				
E1	4.30	4.50			
е	0.65 Basic				
L	0.45	0.75			
α	0°	8°			
aaa		0.10			

Reference Document: JEDEC Publication 95, MO-153

# **Ordering Information**

### **Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843251AGI-04	1AI04	8 Lead TSSOP	Tube	-40°C to 85°C
843251AGI-04T	1AI04	8 Lead TSSOP	2500 Tape & Reel	-40°C to 85°C
843251AGI-04LF	AI04L	"Lead-Free" 8 Lead TSSOP	Tube	-40°C to 85°C
843251AGI-04LFT	AI04L	"Lead-Free" 8 Lead TSSOP	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an LF suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

### **Contact Information:**

www.IDT.com

#### Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

### **Technical Support**

netcom@idt.com +480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800-345-7015 (inside USA) +408-284-8200 (outside USA)

