HYB25D128160C[E/F/T] HYB25D128400C[C/E/T] HYB25D128800C[C/E/F/T]

128-Mbit Double-Data-Rate SDRAM DDR SDRAM



Rev. 1.51





HYB25D12	HYB25D128160C[E/F/T], HYB25D128400C[C/E/T]										
Revision History: 2006-09, Rev. 1.51											
Page	Subjects (major changes since last revision)										
All	Qimonda update										
All	Adapted internet edition										
Previous F	Revision: 2006-02, Rev. 1.5										
5	Removed product type HYB25D128800CTL-6 and HYB25D128800CE-6										
11	Added product type HYB25D128800CE-5, HYB25D128800CC-5 and HYB25D128800CC-6										
74	Changed for D11 tRFC(DDR400) from 70 ns to 65 ns as programmed in byte 42 SPD Code										
Previous F	Revision: 2005-11, Rev. 1.4										

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

techdoc@qimonda.com



1 Overview

This chapter contains features and the description.

1.1 Features

- · Double data rate architecture: two data transfers per clock cycle
- · Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
- · DQS is edge-aligned with data for reads and is center-aligned with data for writes
- Differential clock inputs
- Four internal banks for concurrent operation
- · Data mask (DM) for write data
- · DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- · Burst Lengths: 2, 4, or 8
- CAS Latency: 2, 2.5, 3
- · Auto Precharge option for each burst access
- · Auto Refresh and Self Refresh Modes
- RAS-lockout supported t_{RAP} = t_{RCD}
- 7.8 μs Maximum Average Periodic Refresh Interval
- 2.5 V (SSTL_2 compatible) I/O
- $V_{\rm DDQ}$ = 2.5 V \pm 0.2 V (DDR266A, DDR333); $V_{\rm DDQ}$ = 2.6 V \pm 0.1 V (DDR400)
- $V_{\rm DD}$ = 2.5 V ± 0.2 V (DDR266A, DDR333); $V_{\rm DD}$ = 2.6 V ± 0.1 V (DDR400)
- P(G)-TFBGA-60 package with 3 depopulated rows (8 × 12 mm²)
- P(G)-TSOPII-66 package
- · Lead- and halogene-free = green product

					TABI	LE 1							
Performan													
Part Number Speed Code			-5	-6	- 7	Unit							
Speed Grade	Component		DDR400B	DDR333	DDR266A	_							
	Module		PC3200-3033	PC2700-2533	PC2100-2033	_							
max. Clock Frequency	@CL3	$f_{\rm CK3}$	200	166	_	MHz							
	@CL2.5	$f_{\mathrm{CK2.5}}$	166	166	143	MHz							
	@CL2	$f_{\rm CK2}$	133	133	133	MHz							



1.2 Description

The 128-Mbit Double-Data-Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 134,217,728 bits. It is internally configured as a quad-bank DRAM

The 128-Mbit Double-Data-Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 128-Mbit Double-Data-Rate SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edgealigned with data for Reads and center-aligned with data for Writes.

The 128-Mbit Double-Data-Rate SDRAM operates from a differential clock (CK and $\overline{\text{CK}}$; the crossing of CK going HIGH and $\overline{\text{CK}}$ going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible.

Note: The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.



TABLE 2

	Ordering Informationfor non RoHS Compliant Products													
Part Number ¹⁾	Org.	CAS-RCD- RP Latencies	Clock (MHz)	CAS-RCD-RP Latencies	Clock (MHz)	Speed	Package	Note ²⁾						
HYB25D128160CT-5	×16	3-3-3	200	2.5-3-3	166	DDR400B	P-TSOPII-66-2							
HYB25D128800CT-6	×8	2.5-3-3	166	2-3-3	133	DDR333								
HYB25D128160CT-6	×16													
HYB25D128400CT-7	×4		143			DDR266A								
HYB25D128800CC-5	×8	3-3-3	200	2.5-3-3	166	DDR400B	P-FBGA-60-12							
HYB25D128400CC-6	× 4	2.5-3-3	166	2-3-3	133	DDR333								
HYB25D128800CC-6	×8													



TABLE 3

	Order Information for RoHS Compliant Products													
Part Number ¹⁾	Org.	CAS-RCD-RP Latencies	Clock (MHz)	CAS-RCD-RP Latencies	Clock (MHz)	Speed	Package	Note ²⁾						
HYB25D128160CE-5	×16	3-3-3	200	2.5-3-3	166	DDR400B	PG-TSOPII-66-1							
HYB25D128800CE-5	×8													
HYB25D128800CF-5							PG-FBGA-60-19							
HYB25D128160CE-6	×16	2.5-3-3	166	2-3-3	133	DDR333	PG-TSOPII-66-1							
HYB25D128400CE-6	× 4													
HYB25D128800CE-6	×8													
HYB25D128800CF-6							PG-FBGA-60-19							
HYB25D128400CE-7	×4		143			DDR266A	PG-TSOPII-66-1							

¹⁾ HYB: designator for memory components 25D: DDR SDRAMs at $V_{\rm DDQ}$ = 2.5 V 128: 128-Mbit density 400/800/160: Product variations ×4, ×8 and ×16 C: Die revision C T/E/C: Package type TSOP and FBGA L: Low power version (available on request) - these components are specifically selected for low $I_{\rm DD6}$ Self Refresh currents -5/6/7/7F/8: speed grade - see **Table 2**

²⁾ RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



2 Pin Configuration

The pin configuration of a DDR SDRAM is listed by function in **Table 4** (60 pins). The abbreviations used in the Pin#/Buffer# column are explained in **Table 5** and **Table 6** respectively. The pin numbering for FBGA is depicted in **Figure 1** and that of the TSOP package in **Figure 2**.

				TABLE 4
				Pin Configuration of DDR SDRAM
Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Clock Signal	s			
G2, 45	CK	I	SSTL	Clock Signal
G3, 46	CK	I	SSTL	Complementary Clock Signal
H3, 44	CKE	I	SSTL	Clock Enable
Control Sign	als		•	·
H7, 23	RAS	I	SSTL	Row Address Strobe
G8, 22	CAS	I	SSTL	Column Address Strobe
G7, 21	WE	I	SSTL	Write Enable
H8, 24	CS	I	SSTL	Chip Select
Address Sign	nals			
J8, 26	BA0	I	SSTL	Bank Address Bus 2:0
J7, 27	BA1	I	SSTL	
K7, 29	A0	I	SSTL	Address Bus 11:0
L8, 30	A1	I	SSTL	
L7, 31	A2	I	SSTL	
M8, 32	A3	I	SSTL	
M2, 35	A4	I	SSTL	
L3, 36	A5	I	SSTL	
L2, 37	A6	I	SSTL	
K3, 38	A7	I	SSTL	
K2, 39	A8	I	SSTL	
J3, 40	A9	I	SSTL	
K8, 28	A10	I	SSTL	
	AP	I	SSTL	
J2, 41	A11	I	SSTL	
H2, 42	A12	I	SSTL	Address Signal 12 Note: 256 Mbit or larger dies
	NC	NC	_	Note: 128 Mbit or smaller dies
F9, 17	A13	I	SSTL	Address Signal 13
				Note: 1 Gbit based dies
	NC	NC	_	Note: 512 Mbit or smaller dies



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Data Signals >	 ∢4 organiza	tion		
B7, 5	DQ0	I/O	SSTL	Data Signal 3:0
D7, 11	DQ1	I/O	SSTL	
D3, 56	DQ2	I/O	SSTL	
B3, 62	DQ3	I/O	SSTL	
Data Strobe ×4	4 organisat	ion	'	
E3, 51	DQS	I/O	SSTL	Data Strobe
Data Mask ×4	organizatio	n		
F3, 47	DM	1	SSTL	Data Mask
Data Signals >	<8 organiza	tion		
A8, 2	DQ0	I/O	SSTL	Data Signal 7:0
B7, 5	DQ1	I/O	SSTL	
C7, 8	DQ2	I/O	SSTL	
D7, 11	DQ3	I/O	SSTL	
D3, 56	DQ4	I/O	SSTL	
C3, 59	DQ5	I/O	SSTL	Data Signal
B3, 62	DQ6	I/O	SSTL	
A2, 65	DQ7	I/O	SSTL	
Data Strobe ×	8 organisat	ion		
E3, 51	DQS	I/O	SSTL	Data Strobe
Data Mask ×8	organizatio	n		
F3, 47	DM	I	SSTL	Data Mask
Data Signals >	⊲16 organiz	ation	·	
A8, 2	DQ0	I/O	SSTL	Data Signal 15:0
B9, 4	DQ1	I/O	SSTL	
B7, 5	DQ2	I/O	SSTL	
C9, 7	DQ3	I/O	SSTL	
C7, 8	DQ4	I/O	SSTL	
D9, 10	DQ5	I/O	SSTL	
D7, 11	DQ6	I/O	SSTL	
E9, 13	DQ7	I/O	SSTL	
E1, 54	DQ8	I/O	SSTL	
D3, 56	DQ9	I/O	SSTL	
D1, 57	DQ10	I/O	SSTL	
C3, 59	DQ11	I/O	SSTL	
C1, 60	DQ12	I/O	SSTL	
B3, 62	DQ13	I/O	SSTL	
B1, 63	DQ14	I/O	SSTL	
A2, 65	DQ15	I/O	SSTL	



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Data Strobe ×10	organiza	tion	'	
E3, 51	UDQS	I/O	SSTL	Data Strobe Upper Byte
E7, 16	LDQS	I/O	SSTL	Data Strobe Lower Byte
Data Mask ×16	organizati	on		
F3, 47	UDM	I	SSTL	Data Mask Upper Byte
F7, 20	LDM	I	SSTL	Data Mask Lower Byte
Power Supplies	5			
F1, 49	V_{REF}	Al	—	I/O Reference Voltage
A9, B2, C8, D2, E8, 3, 9, 15, 55, 61	V_{DDQ}	PWR	_	I/O Driver Power Supply
A7, F8, M3, M7, 1, 18, 33	V_{DD}	PWR	_	Power Supply
A1, B8, C2, D8, E2, 6, 12, 52, 58, 64	V_{SSQ}	PWR	_	Power Supply
F2, 34	$V_{\rm SS}$	PWR	_	Power Supply
Not Connected				
A2, 65	NC	NC	_	Not Connected
				Note: x4 organization
A8, 2	NC	NC	-	Not Connected
				Note: x4 organization
B1, 63	NC	NC	-	Not Connected
				Note: x8 and x4 organisation
B9, 4	NC	NC	-	Not Connected
0.4.00		1		Note: ×8 and ×4 organization
C1, 60	NC	NC	-	Not Connected
00.50	NO	NO		Note: ×8 and ×4 organization
C3, 59	NC	NC	-	Not Connected Note: ×4 organization
C7, 8	NC	NC		Not Connected
C7, 6	INC	INC	-	Note: ×4 organization
C9, 7	NC	NC	+_	Not Connected
	1			Note: ×8 and ×4 organization
D1, 57	NC	NC	+_	Not Connected
, -				Note: ×8 and ×4 organization
D9, 10	NC	NC	 	Not Connected
				Note: x8 and x4 organization
E1, 54	NC	NC	_	Not Connected
				Note: x8 and x4 organization



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
E7, 16	NC	NC	_	Not Connected
				Note: x8 and x4 organization
E9, 13	NC	NC	<u> </u>	Not Connected
				Note: x8 and x4 organization
F7, 20	NC	NC	_	Not Connected
				Note: x8 and x4 organization
F9, 14, 17, 19,	NC	NC	_	Not Connected
25,43, 50, 53				Note: x16,x8 and x4 organization

TABLE 5

Abbreviations for Pin Type

	Abbieviations for i'm Type
Abbreviation	Description
I	Standard input-only pin. Digital levels.
0	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
Al	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

TABLE 6

Abbreviations for Buffer Type

Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL2)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



FIGURE 1

Pin Configuration P-TFBGA-60 Top View

												oin C	ontig	urati	on F	'-TFB	GA-6	0 Top
1	2	3	4	5	6	7	8	9		1	2	3	4	5	6	7	8	9
$V_{\rm SSQ}$	N.C.	$V_{\rm SS}$		Α		V_{DD}	N.C.	V_{DDQ}		$V_{\rm SSQ}$	DQ7	$V_{\rm SS}$		Α		V_{DD}	DQ0	V_{DDQ}
N.C.	V_{DDQ}	DQ3		В		DQ0	$V_{\rm SSQ}$	N.C.		N.C.	V_{DDQ}	DQ6		В		DQ1	$V_{\rm SSQ}$	N.C.
N.C.	$V_{\rm SSQ}$	N.C.		С		N.C.	V_{DDQ}	N.C.		N.C.	$V_{\rm SSQ}$	DQ5		С		DQ2	V_{DDQ}	N.C.
N.C.	V_{DDQ}	DQ2		D		DQ1	$V_{\rm SSQ}$	N.C.		N.C.	V_{DDQ}	DQ4		D		DQ3	$V_{\rm SSQ}$	N.C.
N.C.	$V_{\rm SSQ}$	DQS		E		N.C.	V_{DDQ}	N.C.		N.C.	$V_{\rm SSQ}$	DQS		Е		N.C.	V_{DDQ}	N.C.
V_{REF}	$V_{\rm SS}$	DM		F		N.C.	_	NC/A13		V_{REF}	$V_{\rm SS}$	DM		F		N.C.		NC/A13
	СК	СК		G		WE	CAS				СК	СК		G		WE	CAS	
	NC/A12	CKE		Н		RAS	cs				NC/A12	CKE		Н		RAS	CS	
	A11	A9		J		BA1	BA0				A11	A9		J		BA1	BA0	
	A8	A7		K		A0	A10/AP				A8	A7		K		A0	A10/AP	
	A6	A5		L		A2	A1				A6	A5		L		A2	A1	
	A4	$V_{\rm SS}$		М		V_{DD}	А3				A4	$V_{\rm SS}$		М		V_{DD}	A3	
				(x4)										(x8)				
					1	2	3	4	5	6	7	8	9					
					$V_{\rm SSQ}$	DQ15	$V_{\rm SS}$		Α		V_{DD}	DQ0	V_{DDQ}					
					DQ14	V_{DDQ}	DQ13		В		DQ2	$V_{\rm SSQ}$	DQ1					
					DQ12	$V_{\rm SSQ}$	DQ11		С		DQ4	V_{DDQ}	DQ3					
					DQ10	V_{DDQ}	DQ9		D		DQ6	$V_{\rm SSQ}$	DQ5					
					DQ8	$V_{\rm SSQ}$	UDQS		Е		LDQS	V_{DDQ}	DQ7					
					V_{REF}	$V_{\rm SS}$	UDM		F		LDM	V_{DD}	NC/A13					
						СК	СК		G		WE	CAS						
						NC/A12	CKE		Н		RAS	cs						
						A11	A9		J		BA1	BA0						
						A8	A7		K		A0	A10/AP						
						A6	A5		L		A2	A1						
						A4	$V_{\rm SS}$		М		V_{DD}	A3						
									(x16)								MPPI	00060



MPPD0072

FIGURE 2 Pin Configuration P-TSOPII-66-1 x 4 x 8 x 16 $V_{\rm SS}$ V_{DD} V_{DD} V_{DD} 66 $V_{\rm SS}$ $V_{\rm SS}$ □2 65 N.C. DQ0 DQ0 DQ15 DQ7 N.C. □ 3 64 V_{DDQ} V_{DDQ} $V_{\rm SSQ}$ V_{SSQ} V_{DDQ} $V_{\rm SSQ}$ N.C. N.C. DQ1 63 DQ14 N.C. N.C. DQ0 DQ1 DQ2 □ 5 62 DQ13 DQ6 DQ3 6 61 V_{DDQ} V_{DDQ} $V_{\rm SSQ}$ V_{SSQ} V_{SSQ} V_{DDQ} DQ3 □7 60 N.C. N.C. DQ12 N.C. N.C. N.C. DQ2 DQ4 **□**8 59 DQ11 DQ5 N.C. □9 58 V_{DDQ} V_{DDQ} V_{DDQ} $V_{\rm SSO}$ $V_{\rm SSQ}$ V_{SSQ} N.C. N.C. DQ5 10 57 DQ10 N.C. N.C. DQ6 □ 11 DQ9 DQ2 DQ1 DQ3 56 DQ4 ☐ 12 V_{SSQ} 55 V_{DDQ} V_{DDQ} $V_{\rm SSQ}$ $V_{\rm SSQ}$ V_{DDQ} N.C. N.C. DQ7 13 54 DQ8 N.C. N.C. N.C. ☐ 14 N.C. N.C. 53 N.C. N.C. N.C. V_{DDQ} ☐ 15 52 $V_{\rm SSQ}$ V_{DDQ} V_{DDQ} $V_{\rm SSQ}$ V_{SSQ} □ 16 **LDQS** 51 **UDQS** DQS DQS N.C. N.C. N.C.,A13 N.C.,A13 N.C.,A13 17 50 N.C. N.C. N.C. ☐ 18 49 V_{DD} V_{DD} V_{DD} V_{REF} V_{REF} V_{REF} ☐ 19 48 N.C. N.C. N.C. V_{SS} $V_{\rm SS}$ V_{SS} **20** N.C. N.C. LDM 47 UDM DM DM WE WE WE ☐ 21 СK СK $\overline{\mathsf{CK}}$ 46 CAS CAS CAS 22 45 CK CK CK RAS RAS RAS ☐ 23 44 CKE CKE CKE CS0 CS₀ CS₀ 24 43 N.C. N.C. N.C. N.C. ☐ 25 42 N.C.,A12 N.C.,A12 N.C.,A12 N.C. N.C. ☐ 26 BA0 BA0 BA0 41 A11 A11 A11 ☐ 27 Α9 Α9 BA1 BA1 BA1 40 Α9 28 A10/AP A10/AP A10/AP 39 Α8 Α8 **A8 29** 38 A0 A0 A0 Α7 A7 Α7 Α1 Α1 Α1 **30** 37 Α6 A6 A6 □ 31 A2 A2 36 Α5 Α5 Α5 A2 □ 32 А3 А3 А3 35 A4 A4 A4 □ 33 34 V_{DD} V_{DD} V_{DD} $V_{\rm SS}$ V_{SS} $V_{\rm SS}$



3 Functional Description

The 128-Mbit Double-Data-Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 134,217,728 bits. The 128-Mbit Double-Data-Rate SDRAM is internally configured as a quad-bank DRAM.

The 128-Mbit Double-Data-Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double-data-rate architecture is essentially a 2n prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 128-Mbit Double-Data-Rate SDRAM consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A11 select the row). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst access.

Prior to normal operation, the DDR SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.



BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
0	0	MODE							CL			BL		
		<u> </u>	<u> </u>		<u> </u>		<u> </u>		<u> </u>	I	<u> </u>		<u> </u>	MPBL0160

TABLE 7

MR Mode Register Definition (BA[1:0] = 00_R)

			int mode register berinden (BA[1.0] 008/
Field	Bits	Type ¹⁾	Description
BL	[2:0]	w	Burst Length Number of sequential bits per DQ related to one read/write command. Note: All other bit combinations are RESERVED. 001 _B 2 010 _B 4 011 _B 8
ВТ	3	w	Burst Type See Table 8 for internal address sequence of low order address bits. 0 _B Sequential 1 _B Interleaved
CL	[6:4]	w	CAS Latency Number of full clocks from read command to first data valid window. Note: All other bit combinations are RESERVED. 010 _B 2 011 _B 3 101 _B 1.5 Note: DDR200 components only 110 _B 2.5
MOD E	[11:7]	w	Operating Mode Note: All other bit combinations are RESERVED. 00000 _B Normal Operation without DLL Reset 00010 _B Normal Operation with DLL Reset

¹⁾ w=write



TABLE 8

Burst Definition										
Burst Length	Starting Column Address		nn Address	Order of Accesses Within a Burst						
	A2 A1		A0	Type = Sequential	Type = Interleaved					
2			0	0-1	0-1					
			1	1-0	1-0					
4		0	0	0-1-2-3	0-1-2-3					
		0	1	1-2-3-0	1-0-3-2					
		1	0	2-3-0-1	2-3-0-1					
		1	1	3-0-1-2	3-2-1-0					
8	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7					
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6					
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5					
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4					
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3					
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2					
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1					
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0					

Notes

- 1. For a burst length of two, A1-Ai selects the two-data-element block; A0 selects the first access within the block.
- 2. For a burst length of four, A2-Ai selects the four-data-element block; A0-A1 selects the first access within the block.
- 3. For a burst length of eight, A3-Ai selects the eight-data- element block; A0-A2 selects the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.






TABLE 9

Extended Mode Register Definition (BA[1:0] = 01_B)

			3 · · · · · · · · · · · · · · · · · · ·
Field	Bits	Type ¹⁾	Description
DLL	0	w	DLL Status 0 _B Enabled 1 _B Disabled
DS	1	w	Drive Strength 0 _B Normal 1 _B Weak
MODE	[11:2]	w	Operating Mode Note: All other bit combinations are RESERVED. 00000000000B Normal Operation

¹⁾ w=write

TABLE 10

Truth Table 1a: Commands

					Truth Table	ra: Con	imanus
Name (Function)	cs	RAS	CAS	WE	Address	MNE	Note
Deselect (NOP)	Н	Х	Х	Х	Х	NOP	1)2)
No Operation (NOP)	L	Н	Н	Н	Х	NOP	1)2)
Active (Select Bank And Activate Row)	L	L	Н	Н	Bank/Row	ACT	1)3)
Read (Select Bank And Column, And Start Read Burst)	L	Н	L	Н	Bank/Col	Read	1)4)
Write (Select Bank And Column, And Start Write Burst)	L	Н	L	L	Bank/Col	Write	1)4)
Burst Terminate	L	Н	Н	L	Х	BST	1)5)
Precharge (Deactivate Row In Bank Or Banks)	L	L	Н	L	Code	PRE	1)6)
Auto Refresh Or Self Refresh (Enter Self Refresh Mode)	L	L	L	Н	Х	AR/SR	1)7)8)
Mode Register Set	L	L	L	L	Op-Code	MRS	1)9)

- 1) CKE is HIGH for all commands shown except Self Refresh. $V_{\rm REF}$ must be maintained during Self Refresh operation.
- 2) Deselect and NOP are functionally interchangeable.
- 3) BA0-BA1 provide bank address and A0-A11 provide row address.
- 4) BA0, BA1 provide bank address; A0-Ai provide column address (where i = 8 for x16, i = 9 for x8 and 9, 11 for x4); A10 HIGH enables the Auto Precharge feature (nonpersistent), A10 LOW disables the Auto Precharge feature.
- 5) Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto Precharge enabled or for write bursts.
- 6) A10 LOW: BA0, BA1 determine which bank is precharged. A10 HIGH: all banks are precharged and BA0, BA1 are "Don't Care".
- 7) This command is Auto Refresh if CKE is HIGH; Self Refresh if CKE is LOW.
- 8) Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 9) BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A11 provide the op-code to be written to the selected Mode Register).



TABLE 11

Truth Table 1b: DM Operat						
Name (Function)	DM	DQs	Note			
Write Enable	L	Valid	1)			
Write Inhibit	Н	Х	1)			

¹⁾ Used to mask write data; provided coincident with the corresponding data.

TABLE 12

Truth Table 2: Clock Enable (CKE										
Current State	CKE n-1	CKEn	Command n	Action n	Notes					
	Previous Cycle	Current Cycle								
Self Refresh	L	L	X	Maintain Self-Refresh	1)					
Self Refresh	L	Н	Deselect or NOP	Exit Self-Refresh	2)					
Power Down	L	L	X	Maintain Power-Down						
Power Down	L	Н	Deselect or NOP	Exit Power-Down						
All Banks Idle	Н	L	Deselect or NOP	Precharge Power-Down Entry						
All Banks Idle	Н	L	AUTO REFRESH	Self Refresh Entry						
Bank(s) Active	Н	L	Deselect or NOP	Active Power-Down Entry						
	Н	Н	See Table 13	_						

¹⁾ V_{REF} must be maintained during Self Refresh operation

Notes

- 1. CKEn is the logic state of CKE at clock edge n: CKE n-1 was the state of CKE at the previous clock edge.
- 2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.
- 3. COMMAND n is the command registered at clock edge n, and ACTION n is a result of COMMAND n.
- 4. All states and sequences not shown are illegal or reserved.

²⁾ Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit (t_{XSNR}) period. A minimum of 200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.



TABLE 13

Truth Table 3: Current State Bank n - Command to Bank n (same bank)

Tradit Table 5. Current State Bank II - Command to Bank II (Same Bank)										
Current State	cs	RAS	CAS	WE	Command	Action	Note			
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation.	1)2)3)4)5)6)			
	L	Н	Н	Н	No Operation	NOP. Continue previous operation.	1) to 6)			
Idle	L	L	Н	Н	Active	Select and activate row	1) to 6)			
	L	L	L	Н	AUTO REFRESH	-	1) to 7)			
	L	L	L	L	MODE REGISTER SET	-	1) to 7)			
Row Active	L	Н	L	Н	Read	Select column and start Read burst	1) to 6), 8)			
	L	Н	L	L	Write	Select column and start Write burst	1) to 6), 8)			
	L	L	Н	L	Precharge	Deactivate row in bank(s)	1) to 6), 9)			
Read (Auto	L	Н	L	Н	Read	Select column and start new Read burst	1) to 6), 8)			
_	L	L	Н	L	Precharge	Truncate Read burst, start Precharge	1) to 6), 9)			
Disabled)	L	Н	Н	L	BURST TERMINATE	BURST TERMINATE	1) to 6), 10)			
Write (Auto	L	Н	L	Н	Read	Select column and start Read burst	1) to 6), 8), 11)			
Precharge	L	Н	L	L	Write	Select column and start Write burst	1) to 6), 8)			
Disabled)	L	L	Н	L	Precharge	Truncate Write burst, start Precharge	1) to 6), 9), 11)			
Read (Auto Precharge Disabled)	L L L	H L H L H	H L H H	L L H L	Read Write Precharge Read Precharge BURST TERMINATE Read Write	Select column and start Write burst Deactivate row in bank(s) Select column and start new Read burst Truncate Read burst, start Precharge BURST TERMINATE Select column and start Read burst Select column and start Write burst	1) to 6), 8) 1) to 6), 9) 1) to 6), 8) 1) to 6), 9) 1) to 6), 10) 1) to 6), 8), 11 1) to 6), 8)			

- 1) This table applies when CKE n-1 was HIGH and CKE n is HIGH (see **Table 12** and after t_{XSNR}/t_{XSRD} has been met (if the previous state was self refresh).
- 2) This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3) Current state definitions:
 - Idle: The bank has been precharged, and $t_{\rm RP}$ has been met.
 - Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are in progress.
 - Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
 - Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4) The following states must not be interrupted by a command issued to the same bank.
 - Precharging: Starts with registration of a Precharge command and ends when $t_{\rm RP}$ is met. Once $t_{\rm RP}$ is met, the bank is in the idle state. Row Activating: Starts with registration of an Active command and ends when $t_{\rm RCD}$ is met. Once $t_{\rm RCD}$ is met, the bank is in the "row active" state
 - Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when t_{RP} has been met. Once t_{RP} is met, the bank is in the idle state.
 - Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when t_{RP} has been met. Once t_{RP} is met, the bank is in the idle state.
 - Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and according to **Table 14**.
- 5) The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied on each positive clock edge during these states.
 - Refreshing: Starts with registration of an Auto Refresh command and ends when t_{RFC} is met. Once t_{RFC} is met, the DDR SDRAM is in the "all banks idle" state.
 - Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when t_{MRD} has been met. Once t_{MRD} is met, the DDR SDRAM is in the "all banks idle" state.
 - Precharging All: Starts with registration of a Precharge All command and ends when t_{RP} is met. Once t_{RP} is met, all banks is in the idle state.
- 6) All states and sequences not shown are illegal or reserved.
- 7) Not bank-specific; requires that all banks are idle.
- 8) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 9) May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for precharging.



- 10) Not bank-specific; BURST TERMINATE affects the most recent Read burst, regardless of bank.
- 11) Requires appropriate DM masking.

TABLE 14

Current State	cs	RAS	CAS	WE	Command	Action	Note
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation.	1)2)3)4)5)6
	L	Н	Н	Н	No Operation	NOP. Continue previous operation.	1) to 6)
Idle	Х	Х	Х	Х	Any Command Otherwise Allowed to Bank m	_	1) to 6)
Row Activating,	L	L	Н	Н	Active	Select and activate row	1) to 6)
Active, or	L	Н	L	Н	Read	Select column and start Read burst	1) to 7)
Precharging	L	Н	L	L	Write	Select column and start Write burst	1) to 7)
	L	L	Н	L	Precharge	-	1) to 6)
Read (Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge	L	Н	L	Н	Read	Select column and start new Read burst	1) to 7)
Disabled)	L	L	Н	L	Precharge	-	1) to 6)
Write (Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge	L	Н	L	Н	Read	Select column and start Read burst	1) to 8)
Disabled)	L	Н	L	L	Write	Select column and start new Write burst	1) to 7)
	L	L	Н	L	Precharge	-	1) to 6)
Read (With Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge)	L	Н	L	Н	Read	Select column and start new Read burst	1) to 7), 9)
	L	Н	L	L	Write	Select column and start Write burst	1) to 7), 10
	L	L	Н	L	Precharge	-	1) to 6)
Write (With Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge)	L	Н	L	Н	Read	Select column and start Read burst	1) to 7)
	L	Н	L	L	Write	Select column and start new Write burst	1) to 7)
	L	L	Н	L	Precharge	_	1) to 6)

- This table applies when CKE n-1 was HIGH and CKE n is HIGH (see Table 12: Clock Enable (CKE) and after t_{XSNR}/t_{XSRD} has been met (if the previous state was self refresh).
- 2) This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3) Current state definition:
 - Idle: The bank has been precharged, and t_{RP} has been met.

Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are in progress.

Read: A Read burst has been initiated, w. Auto Precharge disabled, and has not yet terminated or been terminated.

Write: A Write burst has been initiated, w. Auto Precharge disabled, and has not yet terminated or been terminated.

Read w. Auto Precharge Enabled: See 10).

Write w. Auto Precharge Enabled: See 10).

- 4) AUTO REFRESH and Mode Register Set commands may only be issued when all banks are idle.
- 5) A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6) All states and sequences not shown are illegal or reserved.



- 7) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 8) Requires appropriate DM masking.
- 9) Concurrent Auto Precharge:

This device supports "Concurrent Auto Precharge". When a read with auto precharge or a write with auto precharge is enabled any command may follow to the other banks as long as that command does not interrupt the read or write data transfer and all other limitations apply (e.g. contention between READ data and WRITE data must be avoided). The minimum delay from a read or write command with auto precharge enable, to a command to a different banks is summarized in **Table 15**.

10) A Write command may be applied after the completion of data output.

		TA Truth Table 5: Concurrent Auto	BLE 15 Precharge
From Command	To Command (different bank)	Minimum Delay with Concurrent Auto Precharge Support	Unit
WRITE w/AP	Read or Read w/AP	1 + (BL/2) + t _{WTR}	t_{CK}
	Write to Write w/AP	BL/2	t_{CK}
	Precharge or Activate	1	t_{CK}
Read w/AP	Read or Read w/AP	BL/2	t_{CK}
	Write or Write w/AP	CL (rounded up) + BL/2	t_{CK}
	Precharge or Activate	1	t _{CK}



4 Electrical Characteristics

This chapter lists the electrical characteristics.

4.1 Operating Conditions

This chapter contains the operating conditions tables.

	TABLE 16 e Maximum Ratings					
Parameter	Symbol		Value	Unit	Note/ Test	
		min.	typ.	max.		Condition
Voltage on I/O pins relative to $V_{\rm SS}$	V_{IN},V_{OUT}	-0.5	_	V _{DDQ} + 0.5	V	
Voltage on inputs relative to $V_{\rm SS}$	V_{IN}	-1	_	+3.6	V	
Voltage on $V_{\rm DD}$ supply relative to $V_{\rm SS}$	V_{DD}	-1	_	+3.6	V	
Voltage on $V_{\rm DDQ}$ supply relative to $V_{\rm SS}$	V_{DDQ}	-1	_	+3.6	V	
Operating temperature (ambient)	T_{A}	0	_	+70	°C	
Storage temperature (plastic)	T_{STG}	-55	_	+150	°C	
Power dissipation (per SDRAM component)	PD	_	1.5	_	W	
Short circuit output current	I_{OUT}	_	50	_	mA	

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values maycause irreversible damage to the integrated circuit.



TABLE 17

Input and Output Capacitances

Input and Output Capacitances									
Parameter	Symbol	ol Values			Unit	Note/			
		Min.	Тур.	Max.		Test Condition			
Input Capacitance: CK, CK	C_{11}	1.5	_	2.5	pF	P(G)-TFBGA-60 1)			
		2.0	_	3.0	pF	P(G)-TSOPII-66			
Delta Input Capacitance	C_{dl1}	_	_	0.25	pF				
Input Capacitance: All other input-only pins	C_{12}	1.5	_	2.5	pF	P(G)-TFBGA-60			
		2.0	_	3.0	pF	P(G)-TSOPII-66			
Delta Input Capacitance: All other input-only pins	C_{dIO}	_	_	0.5	pF				
Input/Output Capacitance: DQ, DQS, DM	C_{IO}	3.5	_	4.5	pF	P(G)-TFBGA-60 ²⁾			
		4.0	_	5.0	pF	P(G)-TSOPII-66			
Delta Input/Output Capacitance: DQ, DQS, DM	C_{dIO}	_	_	0.5	pF				

¹⁾ These values are not subject to production test - verified by design/characterization and are tested on a sample base only. $V_{\rm DDQ}$ = $V_{\rm DD}$ = 2.5 V ± 0.2 V, f = 100 MHz, $T_{\rm A}$ = 25 °C, $V_{\rm OUT(DC)}$ = $V_{\rm DDQ}/2$, $V_{\rm OUT}$ (Peak to Peak) 0.2 V. Unused pins are tied to ground.

²⁾ DM inputs are grouped with I/O pins reflecting the fact that they are matched in loading to DQ and DQS to facilitate trace matching at the board level.



TABLE 18

Electrical Characteristics and DC Operating Conditions

Electrical Characteristics and DC Operating Conditions							
Parameter	Symbol	Values		Unit	Note ¹⁾ /Test Condition		
		Min.	Тур.	Max.			
Device Supply Voltage	V_{DD}	2.3	2.5	2.7	V	f _{CK} ≤ 166 MHz	
Device Supply Voltage	V_{DD}	2.5	2.6	2.7	V	$f_{\rm CK}$ > 166 MHz $^{2)}$	
Output Supply Voltage	V_{DDQ}	2.3	2.5	2.7	V	$f_{\rm CK} \le 166 \; {\rm MHz}^{3)}$	
Output Supply Voltage	V_{DDQ}	2.5	2.6	2.7	V	$f_{\rm CK}$ > 166 MHz	
Supply Voltage, I/O Supply Voltage	$V_{\rm SS}, \ V_{\rm SSQ}$	0	_	0	V		
Input Reference Voltage	V_{REF}	$0.49 \times V_{\mathrm{DDQ}}$	$0.5 \times V_{\mathrm{DDQ}}$	$0.51 imes V_{ m DDQ}$	V	$f_{\rm CK} \le 166 \; {\rm MHz}^{4)}$	
Input Reference Voltage	V_{REF}	$V_{\rm DDQ}$ / 2 $-$ 50 mV	VDDQ / 2	$V_{\rm DDQ}$ / 2 + 50 mV	V	f _{CK} > 166 MHz	
I/O Termination Voltage (System)	V_{TT}	V_{REF} – 0.04	_	V _{REF} + 0.04	V	5)	
Input High (Logic1) Voltage	$V_{IH(DC)}$	$V_{\sf REF}$ + 0.15	_	$V_{\rm DDQ}$ + 0.3	٧		
Input Low (Logic0) Voltage	$V_{IL(DC)}$	-0.3	_	$V_{\sf REF}$ – 0.15	V		
Input Voltage Level, CK and CK Inputs	$V_{IN(DC)}$	-0.3	_	$V_{\rm DDQ}$ + 0.3	V		
Input Differential Voltage, CK and CK Inputs	$V_{ID(DC)}$	0.36	_	$V_{\rm DDQ}$ + 0.6	V	6)	
VI-Matching Pull-up Current to Pull-down Current	VI_{Ratio}	0.71	_	1.4	_	7)	
Input Leakage Current	I_{I}	-2	_	2	μА	Any input 0 V $\leq V_{\rm IN} \leq V_{\rm DD}$; All other pins not under test = 0 V $_{8)9)}$	
Output Leakage Current	I_{OZ}	- 5	_	5	μА	DQs are disabled; 0 V \leq $V_{\rm OUT} \leq$ $V_{\rm DDQ}$	
Output High Current, Normal Strength Driver	I_{OH}	_	_	-16.2	mA	V _{OUT} = 1.95 V	
Output Low Current, Normal Strength Driver	I_{OL}	16.2		_	mA	$V_{\rm OUT}$ = 0.35 V	

- 1) $0 \, ^{\circ}\text{C} \le T_{\text{A}} \le 70 \, ^{\circ}\text{C}$
- 2) DDR400 conditions apply for all clock frequencies above 166 MHz
- 3) Under all conditions, $V_{\rm DDQ}$ must be less than or equal to $V_{\rm DD}.$
- 4) Peak to peak AC noise on $V_{\rm REF}$ may not exceed ± 2% VREF (DC). VREF is also expected to track noise variations in $V_{\rm DDQ}$.
- 5) $V_{\rm TT}$ is not applied directly to the device. $V_{\rm TT}$ is a system supply for signal termination resistors, is expected to be set equal to $V_{\rm REF}$, and must track variations in the DC level of $V_{\rm REF}$.
- 6) $V_{\rm ID}$ is the magnitude of the difference between the input level on CK and the input level on $\overline{\rm CK}$.
- 7) The ration of the pull-up current to the pull-down current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltage from 0.25 to 1.0 V. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 8) Inputs are not recognized as valid until V_{REF} stabilizes.
- 9) Values are shown per component



4.2 AC Characteristics

(Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, $I_{\rm DD}$ Specifications and Conditions, and Electrical Characteristics and AC Timing.)

Notes

- 1. All voltages referenced to $V_{\rm SS}$.
- 2. Tests for AC timing, $I_{\rm DD}$, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. **Figure 3** represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).
- 4. AC timing and I_{DD} tests may use a V_{IL} to V_{IH} swing of up to 1.5 V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK, CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1 V/ns in the range between $V_{IL(AC)}$ and $V_{IH(AC)}$.
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level).
- 6. For System Characteristics like Setup & Holdtime Derating for Slew Rate, I/O Delta Rise/Fall Derating, DDR SDRAM Slew Rate Standards, Overshoot & Undershoot specification and Clamp V-I characteristics see the latest JEDEC specification for DDR components.






TABLE 19

AC Operating Conditions

Parameter	Symbol	Values		Unit	Note ¹⁾ / Test
		Min.	Max.		Condition
Input High (Logic 1) Voltage, DQ, DQS and DM Signals	$V_{IH(AC)}$	$V_{\sf REF}$ + 0.31	_	V	2)3)
Input Low (Logic 0) Voltage, DQ, DQS and DM Signals	$V_{IL(AC)}$	_	$V_{\sf REF}$ – 0.31	V	
Input Differential Voltage, CK and CK Inputs	$V_{ID(AC)}$	0.7	$V_{\rm DDQ}$ + 0.6	V	4)
Input Closing Point Voltage, CK and CK Inputs	$V_{IX(AC)}$	$\begin{array}{c} \textbf{0.5} \times V_{\text{DDQ}} - \\ \textbf{0.2} \end{array}$	$\begin{array}{c} \textbf{0.5} \times V_{\text{DDQ}}\textbf{+} \\ \textbf{0.2} \end{array}$	V	5)

- 1) $V_{\rm DDQ} = 2.5 \, \rm V \pm 0.2 \, \rm V, \ V_{\rm DD} = +2.5 \, \rm V \pm 0.2 \, \rm V \ (DDR200 DDR333); \ V_{\rm DDQ} = 2.6 \, \rm V \pm 0.1 \, V, \ V_{\rm DD} = +2.6 \, \rm V \pm 0.1 \, V \ (DDR400); \ 0 \, ^{\circ} \rm C \le T_{\rm A} \le 70 \, ^{\circ} \rm C = 1.0 \, V \ (DDR400); \ V_{\rm DD} = +2.6 \, V \pm 0.1 \, V \ (DDR400); \ V_{\rm DD} = +2.6 \, V \ (DDR400); \ V_{\rm DD} = +2.6 \, V \ (DDR400); \ V_{\rm DD} = +2.6 \, V \ (DDR400); \ V_{\rm DD} = +2.6 \, V \ (DDR400); \ V_{\rm DD} = +2.6 \, V \ (DDR400); \ V_{\rm DD} = +2.6 \, V \ (DDR400); \ V_{\rm DD} = +2.6 \, V \ (DDR400); \ V_{\rm DD} = +2.6 \, V \ (DD$
- 2) Input slew rate = 1 V/ns.
- 3) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes.
- 4) $V_{\rm ID}$ is the magnitude of the difference between the input level on CK and the input level on $\overline{\rm CK}$.
- 5) The value of $V_{\rm IX}$ is expected to equal 0.5 imes $V_{\rm DDQ}$ of the transmitting device and must track variations in the DC level of the same.

TABLE 20

I _{DD} Co	nditions
Parameter	Symbol
Operating Current: one bank; active/ precharge; $t_{\rm RC}$ = $t_{\rm RCMIN}$; $t_{\rm CK}$ = $t_{\rm CKMIN}$; DQ, DM, and DQS inputs changing once per clock cycle; address and control inputs changing once every two clock cycles.	I_{DD0}
Operating Current: one bank; active/read/precharge; Burst = 4; Refer to the following page for detailed test conditions.	I_{DD1}
Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE $\leq V_{\text{ILMAX}}$; t_{CK} = t_{CKMIN}	I_{DD2P}
Precharge Floating Standby Current: $\overline{\text{CS}} \geq V_{\text{IHMIN}}$, all banks idle; CKE $\geq V_{\text{IHMIN}}$; $t_{\text{CK}} = t_{\text{CKMIN}}$, address and other control inputs changing once per clock cycle, $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM.	I_{DD2F}
Precharge Quiet Standby Current: $\overline{\text{CS}} \geq V_{\text{IHMIN}}$, all banks idle; $\text{CKE} \geq V_{\text{IHMIN}}$; $t_{\text{CK}} = t_{\text{CKMIN}}$, address and other control inputs stable at $\geq V_{\text{IHMIN}}$ or $\leq V_{\text{ILMAX}}$; $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM.	I_{DD2Q}
Active Power-Down Standby Current: one bank active; power-down mode; $CKE \leq V_{ILMAX}; \ t_{CK} = t_{CKMIN}; \ V_{IN} = V_{REF} \ for \ DQ, \ DQS \ and \ DM.$	I_{DD3P}
Active Standby Current: one bank active; $\overline{\text{CS}} \ge V_{\text{IHMIN}}$; $\text{CKE} \ge V_{\text{IHMIN}}$; $t_{\text{RC}} = t_{\text{RASMAX}}$; $t_{\text{CK}} = t_{\text{CKMIN}}$; DQ, DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle.	I_{DD3N}
Operating Current: one bank active; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A, CL = 3 for DDR333; $t_{\text{CK}} = t_{\text{CKMIN}}$; $t_{\text{OUT}} = 0$ mA	I_{DD4R}
Operating Current: one bank active; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A, CL = 3 for DDR333; $t_{\text{CK}} = t_{\text{CKMIN}}$	I_{DD4W}
Auto-Refresh Current: $t_{RC} = t_{RFCMIN}$, burst refresh	I_{DD5}
Self-Refresh Current: CKE \leq 0.2 V; external clock on; t_{CK} = t_{CKMIN}	I_{DD6}
Operating Current: four bank; four bank interleaving with BL = 4; Refer to the following page for detailed test	I_{DD7}

conditions.



TABLE 21

I_{DD} Specification

								I _{DD} Specification				
	-5	-5		-6		-7		Note ¹⁾ /Test Condition				
	DDR400	В	DDR333	DR333		DDR266A		DDR266A		DDR266A		
Symbol	Тур.	Max.	Тур.	Max.	Тур.	Max.	7					
I_{DD0}	70	90	60	75	50	65	mA	×4/×8 ²⁾³⁾				
	75	90	65	75	55	65	mA	×16				
I_{DD1}	80	100	70	85	65	75	mA	×4/×8				
	95	110	80	95	70	85	mA	×16				
I_{DD2P}	4	5	3.5	4.5	3	4	mA					
I_{DD2F}	30	36	25	30	20	24	mA					
I_{DD2Q}	20	28	17	24	15	21	mA					
I_{DD3P}	13	18	11	15	9	13	mA					
I_{DD3N}	38	45	32	38	28	36	mA	×4/×8				
	43	54	36	45	30	40	mA	×16				
I_{DD4R}	85	100	70	85	60	70	mA	×4/×8				
	100	120	85	100	70	85	mA	×16				
I_{DD4W}	90	105	75	90	65	75	mA	×4/×8				
	100	130	90	110	75	90	mA	×16				
I_{DD5}	140	190	120	160	100	140	mA					
I_{DD6}	1.4	2.8	1.4	2.8	1.4	2.8	mA	standard version 4)				
	_	-	1.1	1.1	1.1	1.1	mA	low power version 5)				
I_{DD7}	210	250	180	215	140	170	mA	×4/×8				
	210	250	180	215	140	170	mA	×16				

¹⁾ Test conditions for typical values: VDD = 2.5 V (DDR266, DDR333), VDD = 2.6 V (DDR400), TA = 25 °C, test conditions for maximum values: VDD = 2.7 V, TA = 10 °C

²⁾ $I_{\rm DD}$ specifications are tested after the device is properly initialized and measured at 133 MHz for DDR266, 166 MHz for DDR333, and 200 MHz for DDR400.

³⁾ Input slew rate = 1 V/ns.

⁴⁾ Enables on-chip refresh and address counters.

⁵⁾ L: Low power version (available on request)



TABLE 22

	1		AC Tim	ing - Absolute	Specif	icatio	
Parameter	Symbol –5			-6 DDR333		Unit	
		DDR400B					Condition
		Min.	Max.	Min.	Max.		
DQ output access time from CK/CK	t_{AC}	-0.5	+0.5	-0.7	+0.7	ns	2)3)4)5)
CK high-level width	t_{CH}	0.45	0.55	0.45	0.55	t_{CK}	
Clock cycle time	t_{CK}	5	8	6	12	ns	CL = 3.0
		6	12	6	12	ns	CL = 2.5
		7.5	12	7.5	12	ns	CL = 2.0
CK low-level width	t_{CL}	0.45	0.55	0.45	0.55	t_{CK}	
Auto precharge write recovery + precharge time	t_{DAL}	$(t_{\text{WR}}/t_{\text{CK}})+(t_{\text{RP}}/t_{\text{CK}})$	_{CK})	$(t_{\text{WR}}/t_{\text{CK}})+(t_{\text{RP}}/t_{\text{CK}})$	_{CK})	t _{CK}	6)
DQ and DM input hold time	t_{DH}	0.4	<u> </u>	0.45	<u> </u>	ns	
DQ and DM input pulse width (each input)	t _{DIPW}	1.75	_	1.75	_	ns	
DQS output access time from CK/CK	t_{DQSCK}	-0.5	+0.5	-0.6	+0.6	ns	
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	0.35	_	t_{CK}	
DQS-DQ skew (DQS and associated DQ signals)	t_{DQSQ}	_	+0.40	_	+0.40	ns	TFBGA
DQS-DQ skew (DQS and associated DQ signals)	t_{DQSQ}	_	+0.40	_	+0.45	ns	TSOPII
Write command to 1 st DQS latching transition	t_{DQSS}	0.72	1.25	0.75	1.25	t _{CK}	
DQ and DM input setup time	t_{DS}	0.4	_	0.45	<u> </u>	ns	
DQS falling edge hold time from CK (write cycle)	t _{DSH}	0.2	_	0.2	_	t_{CK}	
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	_	0.2	_	t_{CK}	
Clock Half Period	t_{HP}	min. (t_{CL}, t_{CH})	_	min. (t_{CL} , t_{CH})	_	ns	
Data-out high-impedance time from CK/CK	t_{HZ}	_	+0.7	-0.7	+0.7	ns	7)
Address and control input hold time	t _{IH}	0.6	_	0.75	_	ns	fast slew rate
		0.7	_	0.8	_	ns	slow slew rate
Control and Addr. input pulse width (each input)	t_{IPW}	2.2	_	2.2	_	ns	9)
Address and control input setup time	t_{IS}	0.6	_	0.75	_	ns	fast slew rate
		0.7	_	0.8	_	ns	slow slew rate



Parameter	Symbol -5		-6		Unit	Note ¹⁾ / Test		
		DDR400B		DDR333			Condition	
		Min.	Max.	Min.	Max.			
Data-out low-impedance time from CK/CK	t_{LZ}	-0.7	+0.7	-0.7	+0.7	ns		
Mode register set command cycle time	t_{MRD}	2	_	2	_	t _{CK}		
DQ/DQS output hold time	t_{QH}	t_{HP} $-t_{QHS}$	_	t_{HP} $-t_{QHS}$	_	ns		
Data hold skew factor	t_{QHS}	_	+0.50	_	+0.50	ns	TFBGA	
		_	+0.50	_	+0.55	ns	TSOPII	
Active to Autoprecharge delay	t_{RAP}	t_{RCD}	_	t_{RCD}	_	ns		
Active to Precharge command	t_{RAS}	40	70E+3	42	70E+3	ns		
Active to Active/Auto-refresh command period	$t_{\rm RC}$	55	_	60	_	ns		
Active to Read or Write delay	t_{RCD}	15	_	18	_	ns		
Average Periodic Refresh Interval	t_{REFI}	_	15.6	_	15.6	μS	10)	
Auto-refresh to Active/Auto-refresh command period	t_{RFC}	65	_	72	_	ns		
Precharge command period	t_{RP}	15	_	18	_	ns		
Read preamble	t_{RPRE}	0.9	1.1	0.9	1.1	t_{CK}		
Read postamble	t_{RPST}	0.40	0.60	0.40	0.60	t_{CK}		
Active bank A to Active bank B command	t_{RRD}	10	_	12	_	ns		
Write preamble	t_{WPRE}	0.25	_	0.25	_	t_{CK}		
Write preamble setup time	t_{WPRES}	0	_	0	_	ns	11)	
Write postamble	t_{WPST}	0.40	0.60	0.40	0.60	t_{CK}	12)	
Write recovery time	t_{WR}	15	<u> </u>	15	<u> </u>	ns		
Internal write to read command delay	t_{WTR}	2	_	1	<u> </u>	t_{CK}		
Exit self-refresh to non-read command	t _{XSNR}	75	_	75	_	ns		
Exit self-refresh to read command	t_{XSRD}	200	_	200	_	t_{CK}		

- 1) $0 \text{ °C} \le T_{A} \le 70 \text{ °C}$; $V_{DDQ} = 2.5 \text{ V} \pm 0.2 \text{ V}$, $V_{DD} = +2.5 \text{ V} \pm 0.2 \text{ V}$ (DDR333); $V_{DDQ} = 2.6 \text{ V} \pm 0.1 \text{ V}$, $V_{DD} = +2.6 \text{ V} \pm 0.1 \text{ V}$ (DDR400)
- 2) Input slew rate \geq 1 V/ns for DDR400, DDR333
- 3) The CK/ $\overline{\text{CK}}$ input reference level (for timing reference to CK/ $\overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross: the input reference level for signals other than CK/ $\overline{\text{CK}}$, is V_{REF} . CK/ $\overline{\text{CK}}$ slew rate are \geq 1.0 V/ns.
- 4) Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes.
- 5) The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (note 3) is V_{TT} .
- 6) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} is equal to the actual system clock cycle time.
- 7) t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 8) Fast slew rate \geq 1.0 V/ns , slow slew rate \geq 0.5 V/ns and < 1 V/ns for command/address and CK & $\overline{\text{CK}}$ slew rate > 1.0 V/ns, measured between $V_{\text{IH(ac)}}$ and $V_{\text{IL(ac)}}$.
- 9) These parameters guarantee device timing, but they are not necessarily tested on each device.
- 10) A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.



- 11) The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on t_{DQSS}.
- 12) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.

TABLE 23

AC Timing - Absolute Specifications for –7						
Parameter Symbol -7		-7	- 7		Note ¹⁾ / Test	
		DDR266A			Condition	
		Min.	Max.			
DQ output access time from CK/CK	t _{AC}	-0.75	+0.75	ns	2)3)4)5)	
CK high-level width	t_{CH}	0.45	0.55	t_{CK}		
Clock cycle time	t_{CK}	7.5	12	ns	CL = 3.0	
		7.5	12	ns	CL = 2.5	
		7.5	12	ns	CL = 2.0	
CK low-level width	t_{CL}	0.45	0.55	t_{CK}		
Auto precharge write recovery + precharge time	t_{DAL}	$(t_{\rm WR}/t_{\rm CK})$ + $(t_{\rm RP}/t_{\rm CK})$	_K)	t_{CK}	6)	
DQ and DM input hold time	t_{DH}	0.5	_	ns		
DQ and DM input pulse width (each input)	t_{DIPW}	1.75	_	ns		
DQS output access time from CK/CK	t_{DQSCK}	-0.75	+0.75	ns		
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	t_{CK}		
DQS-DQ skew (DQS and associated DQ signals)	t_{DQSQ}	_	+0.5	ns	TFBGA	
DQS-DQ skew (DQS and associated DQ signals)	t_{DQSQ}	_	+0.5	ns	TSOPII	
Write command to 1st DQS latching transition	t_{DQSS}	0.75	1.25	t_{CK}		
DQ and DM input setup time	t_{DS}	0.5	_	ns		
DQS falling edge hold time from CK (write cycle)	t_{DSH}	0.2	_	t_{CK}		
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	_	t_{CK}		
Clock Half Period	t_{HP}	min. ($t_{\rm CL}$, $t_{\rm CH}$)	_	ns		
Data-out high-impedance time from CK/CK	t_{HZ}	_	+0.75	ns	7)	
Address and control input hold time	t_{IH}	0.9	_	ns	fast slew rate	
		1.0	1.1	ns	slow slew rate	
Control and Addr. input pulse width (each input)	t_{IPW}	2.2	_	ns	9)	
Address and control input setup time	t_{IS}	0.9	_	ns	fast slew rate	
		1.0	_	ns	slow slew rate	
Data-out low-impedance time from CK/CK	t_{LZ}	-0.75	+0.75	ns		
Mode register set command cycle time	t_{MRD}	2	<u> </u>	t_{CK}		
DQ/DQS output hold time	t_{QH}	t_{HP} $-t_{QHS}$	_	ns		



Parameter	Symbol	-7		Unit	Note ¹⁾ / Test	
		DDR266A			Condition	
		Min.	Max.	1		
Data hold skew factor	t_{QHS}	_	+0.75	ns	TFBGA	
		_	+0.75	ns	TSOPII	
Active to Autoprecharge delay	t_{RAP}	t_{RCD} or t_{RASmin}	_	ns		
Active to Precharge command	t_{RAS}	45	120E+3	ns		
Active to Active/Auto-refresh command period	t_{RC}	65	_	ns		
Active to Read or Write delay	t_{RCD}	20	<u> </u>	ns		
Average Periodic Refresh Interval	t _{REFI}	_	15.6	μS	10)	
Auto-refresh to Active/Auto-refresh command period	t_{RFC}	75	<u> </u>	ns		
Precharge command period	t_{RP}	20	_	ns		
Read preamble	t_{RPRE}	0.9	1.0	t_{CK}		
Read postamble	t_{RPST}	0.40	0.60	t_{CK}		
Active bank A to Active bank B command	t_{RRD}	15	_	ns		
Write preamble	t_{WPRE}	0.25	_	t_{CK}		
Write preamble setup time	t_{WPRES}	0	_	ns	11)	
Write postamble	t_{WPST}	0.40	0.60	t_{CK}	12)	
Write recovery time	t_{WR}	15	1-	ns		
Internal write to read command delay	t_{WTR}	1	<u> </u>	t_{CK}		
Exit self-refresh to non-read command	t _{XSNR}	75	<u> </u>	ns		
Exit self-refresh to read command	t_{XSRD}	200	<u> </u>	t_{CK}		

- 1) $0 \, ^{\circ}\text{C} \le T_{\text{A}} \le 70 \, ^{\circ}\text{C}; \ V_{\text{DDQ}} = 2.5 \, \text{V} \pm 0.2 \, \text{V}, \ V_{\text{DD}} = +2.5 \, \text{V} \pm 0.2 \, \text{V} \ (\text{DDR333}); \ V_{\text{DDQ}} = 2.6 \, \text{V} \pm 0.1 \, \text{V}, \ V_{\text{DD}} = +2.6 \, \text{V} \pm 0.1 \, \text{V} \ (\text{DDR400})$
- 2) Input slew rate ≥ 1 V/ns for DDR400, DDR333
- 3) The CK/ $\overline{\text{CK}}$ input reference level (for timing reference to CK/ $\overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross: the input reference level for signals other than CK/ $\overline{\text{CK}}$, is V_{REF} . CK/ $\overline{\text{CK}}$ slew rate are \geq 1.0 V/ns.
- 4) Inputs are not recognized as valid until V_{REF} stabilizes.
- 5) The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (note 3) is $V_{\rm TT}$.
- 6) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} is equal to the actual system clock cycle time.
- 7) t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 8) Fast slew rate \geq 1.0 V/ns , slow slew rate \geq 0.5 V/ns and < 1 V/ns for command/address and CK & $\overline{\text{CK}}$ slew rate > 1.0 V/ns, measured between $V_{\text{IH(ac)}}$ and $V_{\text{IL(ac)}}$.
- 9) These parameters guarantee device timing, but they are not necessarily tested on each device.
- 10) A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.
- 11) The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on t_{DQSS}.
- 12) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.




5 Package Outlines

There are two package types used for this product family each in lead-free and lead-containing assembly:

• P-TFBGA: Plastic Thin Fine-Pitch Ball Grid Array Package

			TABLE 24	
	TFBGA Common Package Properties (non-green/green			
Description	Size	ι	Jnits	
Ball Size	0.460	r	nm	
Recommended Landing Pad	0.350	r	mm	
Recommended Solder Mask	0.450	r	nm	





P-TSOPII: Plastic Thin Small Outline Package Type II

P(G)-TSOPII-66 (Plastic Thin Small Outline Package Type II) 10.16±0.01 32 x 0.65 = 20.8 11.76±0.02 12.62 MAX. 33 Index Marking GPX09261



List of Figures

Figure 1	Pin Configuration P-TFBGA-60 Top View	10
Figure 2	Pin Configuration P-TSOPII-66-1	11
Figure 3	AC Output Load Circuit Diagram / Timing Reference Load	23
Figure 4	Package Outline of P(G)-TFBGA-60(non-green/green)	30
Figure 5	P(G)-TSOPII-66 (Plastic Thin Small Outline Package Type II)	31



List of Tables

Table 1	Performance	
Table 2	Ordering Informationfor non RoHS Compliant Products	
Table 3	Order Information for RoHS Compliant Products	
Table 4	Pin Configuration of DDR SDRAM	6
Table 5	Abbreviations for Pin Type	
Table 6	Abbreviations for Buffer Type	
Table 7	MR Mode Register Definition (BA[1:0] = 00 _B)	
Table 8	Burst Definition	
Table 9	Extended Mode Register Definition (BA[1:0] = 01 _B)	15
Table 10	Truth Table 1a: Commands	15
Table 11	Truth Table 1b: DM Operation	16
Table 12	Truth Table 2: Clock Enable (CKE)	16
Table 13	Truth Table 3: Current State Bank n - Command to Bank n (same bank)	17
Table 14	Truth Table 4: Current State Bank n - Command to Bank m (different bank)	18
Table 15	Truth Table 5: Concurrent Auto Precharge	19
Table 16	Absolute Maximum Ratings	20
Table 17	Input and Output Capacitances	21
Table 18	Electrical Characteristics and DC Operating Conditions	
Table 19	AC Operating Conditions	24
Table 20	I _{DD} Conditions	24
Table 21	I _{DD} Specification	25
Table 22	AC Timing - Absolute Specifications for –5 and –6	26
Table 23	AC Timing - Absolute Specifications for –7.	28
Table 24	TFBGA Common Package Properties (non-green/green)	



Table of Contents

1		3
1.1	Features	3
1.2	Description	4
2	Pin Configuration	6
3	Functional Description	12
4	Electrical Characteristics	20
4.1	Operating Conditions	20
4.2	AC Characteristics	23
5	Package Outlines	30
	List of Figures	32
	List of Tables	33
	Table of Contents	34



Edition 2006-09 Published by Qimonda AG Gustav-Heinemann-Ring 212 D-81739 München, Germany © Qimonda AG 2006. All Rights Reserved.

Legal Disclaimer

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.