

SEMICONDUCTOR

FDP18N20F / FDPF18N20FT N-Channel UniFETTM FRFET[®] MOSFET 200 V, 18 A, 140 m Ω

Features


- $R_{DS(on)} = 120 \text{ m}\Omega \text{ (Typ.)} @ V_{GS} = 10 \text{ V}, I_D = 9 \text{ A}$
- Low Gate Charge (Typ. 20 nC)
- Low C_{rss} (Typ. 24 pF)
- 100% Avalanche Tested
- RoHS Compliant


Applications

- LCD/LED TV
- Consumer Appliances
- Lighting
- Uninterruptible Power Supply
- AC-DC Power Supply

Description

UniFETTM MOSFET is Fairchild Semiconductor[®]'s high voltage MOSFET family based on planar stripe and DMOS technology. This MOSFET is tailored to reduce on-state resistance, and to provide better switching performance and higher avalanche energy strength. The body diode's reverse recovery performance of UniFET FRFET[®] MOSFET has been enhanced by lifetime control. Its t_{rr} is less than 100nsec and the reverse dv/dt immunity is 15V/ns while normal planar MOSFETs have over 200nsec and 4.5V/nsec respectively. Therefore, it can remove additional component and improve system reliability in certain applications in which the performance of MOSFET's body diode is significant. This device family is suitable for switching power converter applications such as power factor correction (PFC), flat panel display (FPD) TV power, ATX and electronic lamp ballasts.





MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol		Parameter		FDP18N20F	FDPF18N20FT	Unit	
V _{DSS}	Drain to Source Voltage	200		V			
V _{GSS}	Gate to Source Voltage			±30		V	
I _D	DrainCurrent	- Continuous ($T_C = 25^{\circ}C$)		18	18*	•	
		- Continuous (T _C = 100 ^o C)		10.8	10.8*	A	
I _{DM}	Drain Current	- Pulsed	(Note 1)	72	72*	Α	
E _{AS}	Single Pulsed Avalanche Energy (Note 2		(Note 2)	324		mJ	
I _{AR}	Avalanche Current	(Note 1)	18		А		
E _{AR}	Repetitive Avalanche Energy		(Note 1)	10		mJ	
dv/dt	Peak Diode Recovery dv/dt (Note		(Note 3)	4.5		V/ns	
P _D	Power Dissipation	(T _C = 25°C)		100	41	W	
		- Derate above 25°C		0.83	0.33	W/ºC	
T _J , T _{STG}	Operating and Storage Temperature Range			-55 to +150		°C	
Τ _L	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds			300		°C	

Thermal Characteristics

Symbol	Parameter	FDP18N20F	FDPF18N20FT	Unit
$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case, Max.	1.2	3.0	
$R_{\theta CS}$	Thermal Resistance, Case to Sink, Typ.	0.5	-	°C/W
$R_{ extsf{ heta}JA}$	Thermal Resistance, Junction to Ambient, Max.	62.5	62.5	

April 2013

FDP18N20F FDP18N20F 1		Device	Package	e Reel Size	Таре	e Width		Quantity		
		FDP18N20F	TO-220	TO-220 -		-		50		
		TO-220F	20F -		-		50			
Electrica	l Char	acteristics								
Symbol		Parameter		Test Conditions	5	Min.	Тур.	Max.	Unit	
Off Charac	teristic	S								
BV _{DSS}	Drain to Source Breakdown Voltage		oltage	I _D = 250μA, V _{GS} = 0V, T _J = 25 ^o C		200	-	-	V	
ΔΒV _{DSS} / ΔΤ.Ι	Breakd	akdown Voltage Temperature		$I_D = 250\mu$ A, Referenced to 25° C		-	0.2	-	V/ºC	
	7	Zero Gate Voltage Drain Current		V _{DS} = 200V, V _{GS} = 0V		-	-	10 4		
DSS	Zero G			$V_{DS} = 160V, T_{C} = 125^{\circ}C$		-	-	100	μA	
I _{GSS}	Gate to	Body Leakage Current		$V_{GS} = \pm 30V, V_{DS} = 0V$	-	-	±100	nA		
On Charac	teristic	S								
V _{GS(th)}	Gate T	hreshold Voltage		V _{GS} = V _{DS} , I _D = 250μA		3.0	-	5.0	V	
R _{DS(on)}		tatic Drain to Source On Resistance		$V_{GS} = 10V, I_D = 9A$	-	0.12	0.14	Ω		
9 _{FS}	Forwar	orward Transconductance		$V_{DS} = 20V, I_D = 9A$	-	13.6	-	S		
- ynanne C	Characte	eristics								
C _{iss} C _{oss}	Input C Output	apacitance Capacitance		V _{DS} = 25V, V _{GS} = 0V f = 1MHz	-	-	885 200 24	1180 270 35	pF pF	
C _{iss} C _{oss} C _{rss}	Input C Output Reverse	apacitance Capacitance e Transfer Capacitance				-				
C _{iss} C _{oss} C _{rss} Q _{g(tot)}	Input Co Output Reverse Total Ga	apacitance Capacitance e Transfer Capacitance ate Charge at 10V)	f = 1MHz V _{DS} = 160V, I _D = 18A		-	200 24	270 35	pF pF	
C_{iss} C_{oss} C_{rss} $Q_{g(tot)}$ Q_{gs}	Input Ca Output Reverse Total Ga Gate to	apacitance Capacitance e Transfer Capacitance)	f = 1MHz	(Note 4)	-	200 24 20	270 35 26	pF pF nC	
C _{iss} C _{oss} C _{rss} Q _{g(tot)} Q _{gs} Q _{gd}	Input C Output Reverse Total Ga Gate to Gate to	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge)	f = 1MHz V _{DS} = 160V, I _D = 18A	(Note 4)	-	200 24 20 5	270 35 26 -	pF pF nC nC	
$\begin{array}{c} C_{iss} \\ C_{oss} \\ C_{rss} \\ Q_{g(tot)} \\ Q_{gs} \\ Q_{gd} \\ \end{array}$	Input C Output Reverse Total Ga Gate to Gate to Charac	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge)	f = 1MHz V _{DS} = 160V, I _D = 18A	(Note 4)	-	200 24 20 5	270 35 26 -	pF pF nC nC	
C _{iss} C _{oss} C _{rss} Q _{g(tot)} Q _{gs} Q _{gd} Switching	Input C Output Reverse Total Ga Gate to Gate to Charac	apacitance Capacitance e Transfer Capacitance ate Charge at 10V o Source Gate Charge o Drain "Miller" Charge	3	f = 1MHz V _{DS} = 160V, I _D = 18A	(Note 4)	-	200 24 20 5 9	270 35 26 - -	pF pF nC nC	
C _{iss} C _{oss} C _{rss} Q _{g(tot)} Q _{gs} Q _{gd} Switching t _{d(on)} t _r	Input C Output Reverse Total Ga Gate to Gate to Charac Turn-Or Turn-Or	apacitance Capacitance e Transfer Capacitance ate Charge at 10V o Source Gate Charge o Drain "Miller" Charge eteristics n Delay Time	<u>}</u>	f = 1MHz V_{DS} = 160V, I_{D} = 18A V_{GS} = 10V	(Note 4)	-	200 24 20 5 9 16	270 35 26 - -	pF pF nC nC nC	
C _{iss} C _{oss} C _{rss}	Input C Output Reverse Total Ga Gate to Gate to Charac Turn-Or Turn-Or	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge eteristics n Delay Time n Rise Time	<u>}</u>	f = 1MHz $V_{DS} = 160V, I_D = 18A$ $V_{GS} = 10V$ $V_{DD} = 100V, I_D = 18A$	(Note 4)		200 24 20 5 9 16 50	270 35 26 - - 40 110	pF pF nC nC nC nC	
$\begin{array}{c} C_{iss} \\ C_{oss} \\ C_{rss} \\ Q_{g(tot)} \\ Q_{gs} \\ Q_{gd} \\ \end{array}$	Input C Output Reverse Total Ga Gate to Gate to Charac Turn-Or Turn-Or Turn-Of Turn-Of	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge eteristics n Delay Time f Delay Time ff Delay Time ff Fall Time	>	f = 1MHz $V_{DS} = 160V, I_D = 18A$ $V_{GS} = 10V$ $V_{DD} = 100V, I_D = 18A$		- - - - - -	200 24 20 5 9 16 50 50	270 35 26 - - 40 110 110	pF pF nC nC nC nC nS ns	
C _{iss} C _{oss} C _{rss} Q _{g(tot)} Q _{gs} Q _{gd} Switching t _{d(on)} t _r t _{d(off)} t _f Drain-Soui	Input Co Output Reverse Total Ga Gate to Gate to Charac Turn-Or Turn-Of Turn-Of	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge eteristics n Delay Time n Rise Time ff Delay Time	s	f = 1MHz $V_{DS} = 160V, I_D = 18A$ $V_{GS} = 10V$ $V_{DD} = 100V, I_D = 18A$ $R_G = 25\Omega$		- - - - - -	200 24 20 5 9 16 50 50	270 35 26 - - 40 110 110	pF pF nC nC nC nC nS ns ns ns	
C _{iss} C _{oss} C _{rss} Q _{g(tot)} Q _{gs} Q _{gd} Switching t _{d(on)} t _r t _{d(off)} t _f Drain-Soui	Input Co Output Reverse Total Ga Gate to Gate to Charac Turn-Or Turn-Of Turn-Of Turn-Of Turn-Of	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge teristics n Delay Time n Rise Time ff Delay Time ff Fall Time de Characteristics	s S Source Diode	f = 1MHz V_{DS} = 160V, I_D = 18A V_{GS} = 10V V_{DD} = 100V, I_D = 18A R_G = 25 Ω Forward Current			200 24 20 5 9 9 16 50 50 40	270 35 26 - - 40 110 110 90	pF pF nC nC nC nC nS ns	
C _{iss} C _{oss} C _{rss} Q _{g(tot)} Q _{gs} Q _{gd} Switching t _{d(off)} t _f Drain-Sour I _S I _{SM}	Input Co Output Reverse Total Ga Gate to Gate to Charac Turn-Or Turn-Of Turn-Of Turn-Of Turn-Of Maximu Maximu	apacitance Capacitance e Transfer Capacitance ate Charge at 10V Source Gate Charge Drain "Miller" Charge teristics n Delay Time n Rise Time ff Delay Time ff Fall Time de Characteristics im Continuous Drain to	s Source Diode rce Diode Forw	f = 1MHz V_{DS} = 160V, I_D = 18A V_{GS} = 10V V_{DD} = 100V, I_D = 18A R_G = 25 Ω Forward Current vard Current		- - - - - - - - -	200 24 20 5 9 9 16 50 50 40	270 35 26 - - 40 110 110 90	pF pF nC nC nC nC nS ns ns A	
C _{iss} C _{oss} C _{rss} Q _{g(tot)} Q _{gs} Q _{gd} Switching t _{d(on)} t _r t _{d(off)} t _f Drain-Soui	Input C Output Reverse Total Ga Gate to Gate to Charac Turn-Or Turn-Of Turn-Of Turn-Of Turn-Of Maximu Maximu Drain to	apacitance Capacitance e Transfer Capacitance ate Charge at 10V o Source Gate Charge o Drain "Miller" Charge eteristics n Delay Time n Rise Time ff Delay Time ff Fall Time de Characteristics im Continuous Drain to im Pulsed Drain to Sou	s Source Diode rce Diode Forw d Voltage	f = 1MHz V_{DS} = 160V, I_D = 18A V_{GS} = 10V V_{DD} = 100V, I_D = 18A R_G = 25 Ω Forward Current		- - - - - - - - - - - - - - - - -	200 24 20 5 9 9 16 50 50 40 - -	270 35 26 - - - 40 110 110 90 80 18 72	pF pF nC nC nC nC nS ns ns A A	


1. Repetitive Rating: Pulse width limited by maximum junction temperature

2. L = 2mH, I_{AS} = 18A, V_{DD} = 50V, R_G = 25\Omega, Starting T_J = 25°C

3. I_{SD} \leq 18A, di/dt \leq 200A/µs, V_{DD} \leq BV_{DSS} , Starting T_{J} = 25°C

4. Essentially Independent of Operating Temperature Typical Characteristics





FDP18N20F / FDPF18N20FT Rev. C0

24

1.6

18

2.0








Figure 10-2. Transient Thermal Response Curve - FDPF18N20FT






Peak Diode Recovery dv/dt Test Circuit & Waveforms









SEMICONDUCTOR

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ AccuPower™ AX-CAP® BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™ Current Transfer Logic™ **DEUXPEED**® Dual Cool™ EcoSPARK[®] EfficentMax™ ESBC™

Fairchild® Fairchild Semiconductor® FACT Quiet Series™ **FACT**[®] FAST® FastvCore™ FETBench™

FRFET® Global Power ResourceSM Green Bridge™ Green FPS[™] Green FPS™ e-Series™ Gmax™ GTO™ IntelliMAX™ ISOPLANAR™ Marking Small Speakers Sound Louder and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver™ OptoHiT™ **OPTOLOGIC® OPTOPLANAR[®]**

FPS™

F-PFS™

()_® PowerTrench[®] PowerXS™ Programmable Active Droop™ QFET[®] QS™ Quiet Series™ RapidConfigure™ тм Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ Solutions for Your Success™ SPM[®] STEALTH™ SuperFET[®] SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS[®] SyncFET™

SYSTEM^{®'} TinvBoost[†] TinyBuck™ TinyCalc™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC[®] TriFault Detect™ TRUECURRENT®* uSerDes™ UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XS™

Sync-Lock™

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

Life support devices or systems are devices or systems which, (a) are 1 intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2 A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

Product Status	Definition			
Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			
	Formative / In Design First Production Full Production			