

Evaluation Board for Fractional-N PLL Frequency

Evaluation Board Tech

Note

FEATURES

Self-Contained Board Including Synthesizer User selectable VCO

Dual VCO footprint allows flexible choice of VCO

Accompanying Software Allows Complete Control of Synthesizer Functions from PC

ADIsimPLL files assist user to design own loop filter Requires external 9V supply

Typical Phase Noise Performance of -103 dBc/Hz @ 1 kHz Offset from Carrier

EVAL-ADF4193EB2

GENERAL DESCRIPTION

This board is designed to allow the user to evaluate the performance of the ADF4193 Frequency Synthesizer for PLL's (Phase Locked Loops). The board is shown below. It contains the ADF4193 synthesizer, a PC connector, and input for the reference input, SMA connectors RF output and 4mm connectors for the 9V supply.

The evaluation board does not have a VCO or loop filter. These must be selected, designed and fitted to the board by the user. If the user needs a complete solution then the Eval ADF4193 EB1 is a more suitable

A cable is included with the board to connect to a pc printer port.

The package also contains windows software (2000 and XP compatible) to allow easy programming of the synthesizer.



ADF4193 Evaluation Board

Figure 1.

PR. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

HARDWARE	5
Overview	5
POWER SUPPLIES	5
VCO Choices	5
LOCAL OSCILLATOR COMPONENTS	7
SCHEMATICS	8
BILL OF MATERIALS	12
TEST SET UP	12
SOFTWARE	14

PLL SIMULATIONS	23
The Phase look up table	21
Adjusting the charge pump current (CPAdj)	20
Power Down Panel	20
Dither on and off	19
Frequency Sweeping	18
Frequency Hopping	17
RUNNING THE PROGRAM	14
INSTALLATION	14

HARDWARE

OVERVIEW

The evaluation board comes with a cable for connecting to the printer port of a PC. An external power supply of 9V is needed and an external reference is needed An RF source of 104MHz with an amplitude of 5dBm would be suitable. Lower frequencies can be used if the reference slew rate is met. Please consult the datasheet

The evaluation board has the flexibility to accept an alternative VCO footprint if the user wishes.

The cable diagram for the evaluation board is shown below. The board schematic is shown on pages 4 and 5.

POWER SUPPLIES

The board is powered from a single 9V battery. The power supply circuitry allows the user to choose different voltages for Vdd and the VCO supply

On the board there are 4 jumper settings which are used to configure the various power supply options. The default settings are as follows:-

LK1=3V	(Vdd supply)
LK2= 5V(VCO)	(VCO supply)
LK3= 5V	(Vp supply)
LK4= 5V Supply)	(Differential Amplifier

The EV board is switched on with the on/off power switch

VCO CHOICES

The evaluation board can except two industry standard VCOs with different footprint. These VCOs are labelled Y4 and Y3. If Y4 footprint ("The square one") is used then 0 ohms resistors R40 and R37 must be fitted with R44 and R36 omitted. This is the default setting. If Y3 footprint is used then R44 and R36 must be 0 ohms with R40 and R37 omitted

LOCAL OSCILLATOR COMPONENTS

All components necessary for Local Oscillator (LO) generation are included on the board. An SMA connector is provided for the Reference Input.

The user must select a VCO and design a loop filter. On the CD there is a tech note to aid this design, and also the ADF4193 is fully supported in simPLL v2.7 and later

The output is available at RFOUT through a standard SMA connector. Note that an external REFIN is required.



Figure 3. PC Cable Diagram

EVAL-ADF4193EB2

SCHEMATICS



Figure 4. Evaluation Board Schematic (Page 1)



Figure 5. Evaluation Board Schematic (Page 2)

BILL OF MATERIALS

This is the same as the ADF4193 EB1 but with the following components removed. Y4 (VCO) ,R37,R40(zero ohm links), C1A,C2A,C2B,C1B (loop filter caps) The EB2 needs a loop filter and VCO added to make a complete system. Refer to the data sheet and tech notes on the CD.

Please refer to CD for EB1 tech note for full BOM

TEST SET UP



Figure 6. Test Set Up

SOFTWARE

INSTALLATION

The control software for EVAL-ADF4193EB1 is on the CD which accompanies the board.

<u>STEP 1:</u> There are the required phase codes on the CD for optimal lock time and spurious. These are located in the directory \Phase_Codes. on the CD. They must be manually copied onto the host computer in the directory of choice

The phase codes included on the CD are as follows

gsm1800tx_phase_codes.txt: -ADF4193EB1 eval board and GSM 1800 TX systems

gsm1800rx_phase_codes.txt: GSM 1800 RX systems

gsm900tx_phase_codes.txt: GSM 900 TX systems

gsm900rx_phase_codes.txt: GSM 900 RX systems

26M_60K_phase_codes.txt: Old GSM 1800 TX table for systems designed with 26MHz PFD

STEP2: On the CD run the setup.exe to start the install shield. If the install shield asks to modify the installation chose remove and run the setup.exe again.

RUNNING THE PROGRAM

Choose the ADF4193 program from the Start Menu. located under the Analog Devices menu. The program is **called ADF4193 Rev 4.0** Before the main software screen appears, the user is given the choice to load a phase table or use manual settings. If manual setup is chosen then the default values for the ADF4193 EB1 will be loaded with phase values of 5 for each frequency. This will work fine but more optimal settling time and spurious results can be obtained by using the phase tables

The user then accepts his choice. The Main Interface Window will now appear (Figure 7). Note just below the Analog Devices logo the software will remind you of the file that you have loaded., or if no file is loaded at all The user must now enter the Frequency Control Section and enter the frequencies of choice. (Fig 8) and Update R0 and R1 (Normal Mode). Now exit the window and the main interface will now appear again as in Figure 7 but with the large Initialisation Sequence button now visible. Press the Initialisation Button. The light to the left of the dialogue will glow red then green(fig 9) C lick on "Update All Registers" and an RF spectrum should appear at the output.

Analog Devices Evaluation S	oftware			
Power Down Diff Amp PDown Disabled CP PDown Disabled CP 3 State Off Counter Reset Disabled	Frequency Control Section RF VCO Output Frequency: PFD Frequency: REF IN Frequency: Modulus: Channel Step Size: RF Prescaler:	VCO Frequency Choose PFD Ref Freq Choose Reference Freq Choose Modulus Choose Step Size	Fast Lock Time-Out Counters Time Ou Counter 0 CPAdi Normal ▼ Icp Boo Frac 0 > 4095 or 5	Val Time (us) 0>511 SW1/2 0 SW3 0 0 dect Icp B 0 Chop 0 0 PD Polarity Positive 10
Muxout ADF4133 Muxout Dither Dither On/Off	Update All Registers	ADF4193	LSB Hex Empty	
SW: Rev 4.0	Update R1 Update R2 Update R3 Update R4 Update R5 Update R6 R7 Updated		Emply	Frequency Sweep Hop

Figure 7 . Software Front Panel



Figure 8 . RF front panel

Analog Devices Evaluation S	oftware					
Settings Options Help						
Power Down Diff Amp PDown Disabled CP 2 Down Disabled CP 3 State Off Counter Reset Disabled	Frequency Control Section RF VCD Output Frequency: PFD Frequency: REF IN Frequency: Modulus: Channel Step Size: RF Prescaler;	1860.00000MHz 13000.00000kHz 104.00000MHz 65 200.000000kHz 8/9	Fast Lock Time-Out CPAdj Normal V	Counters Time Out Counter 0->511 28 Timer Select Icp > 4095 only 11	V. SW1/2 3 SW3 3 Icp B 2 Chop 2 PD Polar	a Time (us) 5 10.76 5 10.76 8 8.615 8 8.615 10 9.615
Muxout 3-State Dutput Dither 0: Normal Operation (Dither D • Initialisation Sequence	All Registers Updated R0 Updated R1 Updated	ADF4193 MSB Binary 0100011110000000001 01010010000000000	LSB 01000 477 01001 522	Hex 3028 3209		
SW: Rev 4.0	R2 Updated R3 Updated R4 Updated R5 Updated R5 Updated R7 Updated	0000000010 00000001111 000000001000011000 000 000000	11010 54 11011 1Fi 10100 433 00101 5 00110 6 7	3 34	equency Sweep	Frequency Hop

Figure 9 . Software front panel

FREQUENCY HOPPING

To frequency hop between two frequencies, click on the frequency hop button and the

following panel should appear



Enter start ,stop frequencies and interval of the jump in milliseconds and then click on the "start hop". To stop the hopping click on the "stop" and then "cancel" to return to the main form. As the ADF4193 is writing to phase registers before it writes the frequency information there will be more than one LE pulse for each frequency write.

A feature of the software is an extra trigger signal from the computer to make the lock time measurements easier. This signal is a copy of the last latch enable and can be monitored on T9 on the evaluation board. The LE enable pulse can still be monitored on T6

FREQUENCY SWEEPING

To frequency sweep the user clicks on the "frequency sweep" button. The following panel should appear

差 Sweepform	
Enter Start and Stop Frequency	Enter rate of sweep (msecs per jump)
Start 1750	2000
Stop	Note: sweep rate is not exact.
200	Start Stop
Stop 1752 200	Note: sweep rate is not exact.

Start and stop frequencies are entered with the rate of sweep in milliseconds. The resolution of the sweep is taken from the channel already set on the main form and shown underneath the "stop" display

EVAL-ADF4193EB2

DITHER ON AND OFF

Inside the ADF4193 sigma-delta core, a technique called dithering is used to reduce spurious. When dithering is enabled the spurious power is spread over frequency and appears in the noise in the noise. As a result of the dithering there will be a slight degradation to the phase noise. Dither Off is recommended for normal use

To select dither on set the MuxOut third row to "dither on"

-
-

To switch off dither set the MuxOut third row to "Normal Operation(dither off)"

3-State Output 🗨
Dither
0: Normal Operation (Dither 0 💌

In both cases you will need to update the Register 6 and Register 2 after the dither mode has been selected. Register 2 is updated as a different phase values is used for dither off and on. The software will load Dither Off as default.

POWER DOWN PANEL

Here various parts functions of ADF4193 can be shut down eg diff amp and charge pump. Also the charge pump can be placed in tri state mode with the CP3 State Off button If you want to use an external op-amp instead of the built ADF4193 amplifier you will need to power down the diff amp.

Below are shown the default values



ADJUSTING THE CHARGE PUMP CURRENT (CPADJ)

In some cases the uses may wish to use another PFD other than the recommended 13MHz or 26MHz eg 20.8MHz. In such a case to maintain the same loop bandwidth and settling time the current can be boosted by 25% by using the CPAdj toggle



After updating the toggle please update R1 to activate this setting. Please note that by decreasing the PFD you will extend the timer counter values that will have to be modified to keep the original settling time requirements.

THE PHASE LOOK UP TABLE

Software files have been supplied that contain optimal phase values for both spurious and lock time requirements. For each Fraction used there is a phase associated with it that must be programmed. For the different fractions there is a valid phase. When a file is loaded its name is displayed below the logo as shown below along with the valid phase and frac on the front panel.





To load a new lookup table you will need to close and re-start the software. The phase tables also contain the basic setup information for the PLL eg PFD, Modulus, timer settings, dither mode. An example of such a table is listed below. An excel sheet has been supplied so that these tables can be created. If the tables are modified in manual form it is important that **tabs** are used to separate the phase and the frac values. An example of a table is shown below:-

* ADF4193 Phase Table for DCS1800 / PCS1900 TX

```
* with a 13MHz PFD and a ~60kHz Loop BW
* File Name:
               gsm1800tx_phase_codes.txt
* Version:
               1.0
* Date: 30-Nov-04
* Setup Values:
$PFD= 13
$MOD=65
CHOP = 13
$ICP= 28
$SW12=35
$SW3= 35
$P=
       8
$Dither=0
*
* FRAC PHASE
0
       13
1
       60
2
       53
3
       50
```

PLL SIMULATIONS

The ADF4193 performance can be simulated using ADI simPLL v2.7 On the CD three simulations have been supplied included the evaluation board that shows the performance of the evaluation board. The latest version of ADI simPll can be downloaded at <u>www.analog.com/pll</u> For instructions on how to setup the ADF4193 with ADIsimPLL please refer to the tech note **ADF4193-TN-001** that is also supplied on the CD. Below are shown some plots from the ADF4193 simulation file.



Evaluation Board Tech Note



Figure 11 . ADIsimPLL Frequency Domain plots



Figure 12 . ADIsimPLL Time Domain plots