STGIPS20C60


Datasheet - production data



SLLIMM[™] small low-loss intelligent molded module IPM, 3-phase inverter - 20 A, 600 V short-circuit rugged IGBT



This intelligent power module provides a compact, high performance AC motor drive in a simple, rugged design. Combining ST proprietary control ICs with the most advanced short-circuit-rugged IGBT system technology, this device is ideal for 3-phase inverters in applications such as motor drives and air conditioners. SLLIMM[™] is a trademark of STMicroelectronics.



Features

- IPM 20 A, 600 V 3-phase IGBT inverter bridge including control ICs for gate driving and freewheeling diodes
- Short-circuit rugged IGBTs
- 3.3 V, 5 V, 15 V CMOS/TTL inputs comparators with hysteresis and pull down / pull up resistors
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- Smart shutdown function
- Comparator for fault protection against over temperature and overcurrent
- DBC leading to low thermal resistance
- Isolation rating of 2500 V_{rms}/min
- UL recognized: UL1557 file E81734

Table 1. Device summary

Order code	Marking	Package	Packaging
STGIPS20C60	GIPS20C60	SDIP-25L	Tube

DocID024138 Rev 5

1/21

This is information on a product in full production.

Contents

1	Internal block diagram and pin configuration	3
2	Electrical ratings5	5
	2.1 Absolute maximum ratings 5	5
	2.2 Thermal data	3
3	Electrical characteristics7	7
	3.1 Control part 9)
	3.2 Waveforms definition11	1
4	Smart shutdown function 12	2
5	Application information14	ŀ
	5.1 Recommendations 15	5
6	Package mechanical data 16	5
7	Revision history)



1

Internal block diagram and pin configuration





Figure 1. Internal block diagram



Pin n°	Symbol	Description
1	OUTU	High-side reference output for U phase
2	V _{bootU}	Bootstrap voltage for U phase
3	LINU	Low-side logic input for U phase
4	HINU	High-side logic input for U phase
5	V _{CC}	Low voltage power supply
6	OUT _V	High-side reference output for V phase
7	V _{boot V}	Bootstrap voltage for V phase
8	GND	Ground
9	LINV	Low-side logic input for V phase
10	HINV	High-side logic input for V phase
11	OUT _W	High-side reference output for W phase
12	V _{boot W}	Bootstrap voltage for W phase
13	LINW	Low-side logic input for W phase
14	HINW	High-side logic input for W phase
15	SD / OD	Shutdown logic input (active low) / open-drain (comparator output)
16	CIN	Comparator input
17	N _W	Negative DC input for W phase
18	W	W phase output
19	Р	Positive DC input
20	N _V	Negative DC input for V phase
21	V	V phase output
22	Р	Positive DC input
23	NU	Negative DC input for U phase
24	U	U phase output
25	Р	Positive DC input

Table 2. Pin description

Figure 2. Pin layout (bottom view)



2 Electrical ratings

2.1 Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{PN}	Supply voltage applied between P - N_U , N_V , N_W	450	V
V _{PN(surge)}	Supply voltage (surge) applied between P - $\rm N_U,$ $\rm N_V,$ $\rm N_W$	500	V
V _{CES}	Each IGBT collector emitter voltage ($V_{IN}^{(1)} = 0$)	600	V
± I _C	Each IGBT continuous collector current at $T_{C} = 25^{\circ}C$	20	A
$\pm I_{CP}^{(2)}$	Each IGBT pulsed collector current	40	А
P _{TOT}	Each IGBT total dissipation at $T_{C} = 25^{\circ}C$	46	W
t _{scw}	Short circuit withstand time, $V_{CE} = 0.5 V_{(BR)CES}$ T _J = 125 °C, $V_{CC} = V_{boot}$ = 15 V, $V_{IN (1)}$ = 0 - 5 V	5	μs

Table 3. Inverter part

1. Applied between HIN_i, $\overline{\text{LIN}}_{i \text{ and }} G_{\text{ND}}$ for i = U, V, W

2. Pulse width limited by max junction temperature

Table 4. Control part

Symbol	Parameter	Value	Unit
V _{OUT}	Output voltage applied between OUT _{U,} OUT _{V,} OUT _W - GND	V_{boot} - 21 to V_{boot} + 0.3	V
V _{CC}	Low voltage power supply	- 0.3 to +21	V
V _{CIN}	Comparator input voltage	- 0.3 to V _{CC} +0.3	V
V _{boot}	Bootstrap voltage applied between $V_{boot i}$ - OUT _i for i = U, V, W	- 0.3 to 620	V
V _{IN}	Logic input voltage applied between HIN, $\overline{\text{LIN}}$ and GND	- 0.3 to 15	V
V _{SD/OD}	Open drain voltage	- 0.3 to 15	V
dV _{OUT} /dt	Allowed output slew rate	50	V/ns

Table 5. Total system

Symbol	Parameter	Value	Unit
V _{ISO}	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, t = 60 sec.)	2500	V
Тј	Power chips operating junction temperature	- 40 to 150	°C
т _с	Module case operation temperature	- 40 to 125	°C




2.2 Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance junction-case single IGBT	2.7	°C/W
	Thermal resistance junction-case single diode	5	°C/W

Table 6. Thermal data

Figure 3. Maximum $I_{C(RMS)}$ current vs. switching frequency ⁽¹⁾

Figure 4. Maximum $I_{C(RMS)}$ current vs. $f_{sine}^{(1)}$



1. Simulated curves refer to typical IGBT parameters and maximum R_{thi-c.}



3 Electrical characteristics

 T_J = 25 °C unless otherwise specified.

Symbol	Parameter	Test conditions		Unit		
Symbol	Parameter		Min.	Тур.	Max.	Unit
M	Collector-emitter	$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \div 5 \text{ V},$ $I_{C} = 20 \text{ A}$	-	1.6		v
V _{CE(sat)}	(sat) saturation voltage	$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \div 5 \text{ V},$ $I_{C} = 20 \text{ A}, T_{J} = 125 \text{ °C}$	-	1.7		
I _{CES}	Collector-cut off current (V _{IN} ⁽¹⁾ = 0 "logic state")	V _{CE} = 550 V, V _{CC} = V _{Boot} = 15 V	-		100	μA
V _F	Diode forward voltage	$V_{IN}^{(1)} = 0$ "logic state", $I_C = 20 \text{ A}$	-	1.9	2.2	V
Inductive	load switching time and	energy				
t _{on}	Turn-on time		-	390	-	
t _{c(on)}	Crossover time (on)	V _{PN} = 300 V,	-	170	-	
t _{off}	Turn-off time	$V_{PN} = 300 \text{ V},$ $V_{CC} = V_{boot} = 15 \text{ V},$	-	970	-	ns
t _{c(off)}	Crossover time (off)	$V_{IN}^{(1)} = 0 \div 5 V,$ $I_{C} = 20 A$	-	150	-	
t _{rr}	Reverse recovery time		-	284	-]
Eon	Turn-on switching losses	(see <i>Figure 5</i>)	-	520	-	
E _{off}	Turn-off switching losses		-	460	-	μJ

Table	7.	Inverter	part
-------	----	----------	------

1. Applied between HIN_i, $\overline{\text{LIN}}_{i \text{ and }} G_{ND}$ for i = U, V, W. ($\overline{\text{LIN}}$ inputs are active-low).

Note: t_{ON} and t_{OFF} include the propagation delay time of the internal drive. $t_{C(ON)}$ and $t_{C(OFF)}$ are the switching time of IGBT itself under the internally given gate driving condition.






Figure 5. Switching time test circuit

Figure 6. Switching time definition




Figure 4 "Switching time definition" refers to HIN inputs (active high). For $\overline{\text{LIN}}$ inputs (active low), V_{IN} polarity must be inverted for turn-on and turn-off.



3.1 Control part

Table 8. Low voltage power supply (V_{CC} = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{cc_hys}	V _{cc} UV hysteresis		1.2	1.5	1.8	V
V _{cc_thON}	V _{cc} UV turn ON threshold		11.5	12	12.5	V
V _{cc_thOFF}	V _{cc} UV turn OFF threshold		10	10.5	11	V
I _{qccu}	Undervoltage quiescent supply current	$V_{CC} = 10 \text{ V}$ $\overline{\text{SD}}/\text{OD} = 5 \text{ V}; \overline{\text{LIN}} = 5 \text{ V};$ $H_{\text{IN}} = 0, C_{\text{IN}} = 0$			450	μA
I _{qcc}	Quiescent current	$V_{CC} = 15 \text{ V}$ $\overline{\text{SD}}/\text{OD} = 5 \text{ V}; \overline{\text{LIN}} = 5 \text{ V}$ $H_{\text{IN}} = 0, C_{\text{IN}} = 0$			3.5	mA
V _{ref}	Internal comparator (CIN) reference voltage		0.5	0.54	0.58	V

Table 9. Bootstrapped voltage (V_{CC} = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{BS_hys}	V _{BS} UV hysteresis		1.2	1.5	1.8	V
V _{BS_thON}	V _{BS} UV turn ON threshold		11.1	11.5	12.1	V
V _{BS_thOFF}	V _{BS} UV turn OFF threshold		9.8	10	10.6	V
I _{QBSU}	Undervoltage V _{BS} quiescent current	$V_{BS} < 9 V$ SD/OD = 5 V; LIN and HIN = 5 V; C _{IN} = 0		70	110	μA
I _{QBS}	V _{BS} quiescent current	$V_{BS} = 15 \text{ V}$ SD/OD = 5 V; LIN and HIN = 5 V; C _{IN} = 0		200	300	μA
R _{DS(on)}	Bootstrap driver on resistance	LVG ON		120		W

Table 10. Logic inputs (V_{CC} = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{il}	Low level logic threshold voltage		0.8		1.1	V
V _{ih}	High level logic threshold voltage		1.9		2.25	V
I _{HINh}	HIN logic "1" input bias current	HIN = 15 V	110	175	260	μA
I _{HINI}	HIN logic "0" input bias current	HIN = 0 V			1	μA
I _{LINI}	LIN logic "1" input bias current	$\overline{\text{LIN}} = 0 \text{ V}$	3	6	20	μA
I _{LINh}	LIN logic "0" input bias current	LIN = 15 V			1	μA
I _{SDh}	SD logic "0" input bias current	<u>SD</u> = 15 V	30	120	300	μA
I _{SDI}	SD logic "1" input bias current	$\overline{SD} = 0 V$			3	μA
Dt	Dead time	see Figure 7		1.2		μs



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
l _{ib(i)}	Input bias current	$V_{CIN(i)} = 1 V, i = U, V o W$	-		3	μA
V _{ol}	Open-drain low-level output voltage	I _{od} = 3 mA	-		0.5	V
t _{d_comp}	Comparator delay	\overline{SD} /OD pulled to 5 V through 100 k Ω resistor	-	90	130	ns
SR	Slew rate	$C_L = 180 \text{ pF}; \text{ R}_{pu} = 5 \text{ k}\Omega$	-	60		V/µsec
t _{sd}	Shut down to high / low side driver propagation delay		50	125	200	
t _{isd}	Comparator triggering to high / low side driver turn-off propagation delay	Measured applying a voltage step from 0 V to 3.3 V to pin CIN _i	50	200	250	ns

Table 11. Sense comparator	characteristics (V _{CC} = 15	V unless otherwise specified)

Table 12. Truth table

Condition		Logic input (V _I)			Output		
Condition	SD/OD	LIN	HIN	LVG	HVG		
Shutdown enable half-bridge tri-state	L	х	х	L	L		
Interlocking half-bridge tri-state	н	L	Н	L	L		
0 ''logic state" half-bridge tri-state	н	Н	L	L	L		
1 "logic state" low side direct driving	н	L	L	н	L		
1 "logic state" high side direct driving	н	н	н	L	н		

Note: X: don't care



3.2 Waveforms definition




Figure 7. Dead time and interlocking waveforms definition



4 Smart shutdown function

The STGIPS20C60 integrates a comparator for fault sensing purposes. The comparator has an internal voltage reference V_{ref} connected to the inverting input, while the non-inverting input, available on pin (CIN), can be connected to an external shunt resistor in order to implement a simple over-current protection function. When the comparator triggers, the device is set in shutdown state and both its outputs are set to low-level leading the halfbridge in tri-state. In the common overcurrent protection architectures the comparator output is usually connected to the shutdown input through a RC network, in order to provide a mono-stable circuit, which implements a protection time that follows the fault condition. Our smart shutdown architecture allows to immediately turn-off the output gate driver in case of overcurrent, the fault signal has a preferential path which directly switches off the outputs. The time delay between the fault and the outputs turn-off is no more dependent on the RC values of the external network connected to the shutdown pin. At the same time the DMOS connected to the open-drain output (pin SD/OD) is turned on by the internal logic which holds it on until the shutdown voltage is lower than the logic input lower threshold (V_{il}). Finally the smart shutdown function provides the possibility to increase the real disable time without increasing the constant time of the external RC network.







Figure 8. Smart shutdown timing waveforms

Please refer to Table 11 for internal propagation delay time details.



Application information 5





5.1 Recommendations

- Input signal HIN is active high logic. A 85 kΩ (typ.) pull down resistor is built-in for each high side input. If an external RC filter is used, for noise immunity, pay attention to the variation of the input signal level.
- Input signal LIN is active low logic. A 720 kΩ (typ.) pull-up resistor, connected to an internal 5 V regulator through a diode, is built-in for each low side input.
- To prevent the input signals oscillation, the wiring of each input should be as short as possible.
- By integrating an application specific type HVIC inside the module, direct coupling to MCU terminals without any opto-coupler is possible.
- Each capacitor should be located as nearby the pins of IPM as possible.
- Low inductance shunt resistors should be used for phase leg current sensing.
- Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.
- The SD/OD signal should be pulled up to 5 V / 3.3 V with an external resistor (see *Section 4: Smart shutdown function* for detailed info).

Symbol	Parameter	Conditions	Value		Unit	
	Farameter					Max.
V _{PN}	Supply Voltage	Applied between P-Nu,Nv,Nw		300	400	V
V _{CC}	Control supply voltage	Applied between V _{CC} -GND	13.5	15	18	۷
V _{BS}	High side bias voltage	Applied between V_{BOOTI} -OUT _i for i=U,V,W	13		18	V
t _{dead}	Blanking time to prevent Arm-short	For each input signal	1.5			μs
f _{PWM}	PWM input signal	-40°C < T _c < 100°C -40°C < T _j < 125°C			20	kHz
т _с	Case operation temperature				100	°C

Table 13. Recommended operating conditions

Note: For further details refer to AN3338.

57

6 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

Please refer to dedicated technical note TN0107 for mounting instructions.

		(mm.)	
Dim.	Min.	Тур.	Max.
A	43.90	44.40	44.90
A1	1.15	1.35	1.55
A2	1.40	1.60	1.80
A3	38.90	39.40	39.90
В	21.50	22.00	22.50
B1	11.25	11.85	12.45
B2	24.83	25.23	25.63
С	5.00	5.40	6.00
C1	6.50 7.00		7.50
C2	11.20	11.70	12.20
е	2.15	2.35	2.55
e1	3.40	3.60	3.80
e2	4.50	4.70	4.90
e3	6.30	6.50 6.70	
D		33.30	
D1		5.55	
E	E 11.20		
E1		1.40	
F	0.85	1.00	1.15
F1	0.35	0.50	0.65
R	1.55	1.75	1.95
Т	0.45	0.55	0.65
V	0°		6°

Table 14. SDIP-25L package mechanical data







57




Figure 11. Packaging specifications of SDIP-25L package




Figure 12. SDIP-25L shipping tube type B (dimensions are in mm.)



7 Revision history

Date	Revision	Changes		
08-Mar-2013	1	Initial release		
20-Mar-2013	2 Added <i>Figure 3</i> and <i>Figure 4 on page 6</i> .			
17-Jun-2013	3	Updated Dt value in Table 10: Logic inputs (VCC = 15 V unless otherwise specified), Figure 7: Dead time and interlocking waveforms definition and t_{dead} in Table 13: Recommended operating conditions.		
09-Jul-2013	4	Updated Dt value in <i>Table 10: Logic inputs</i> (VCC = 15 V unless otherwise specified).		
16-Jul-2013	5	Updated Table 2: Pin description, Table 8: Low voltage power supply (VCC = 15 V unless otherwise specified) and Table 9: Bootstrapped voltage (VCC = 15 V unless otherwise specified)		

Table 15. Document revision history



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

