

# 64 Mbit (4M x 16) Static RAM

### **Features**

- Very High Speed

  □ 55 ns
- Wide Voltage Range
  □ 2.2V to 3.7V
- Ultra Low Standby Power
  - Typical Standby Current: 8 μA
  - Maximum Standby Current: 48 μA
- Ultra Low Active Power
  - □ Typical Active Current: 4.0 mA at f = 1 MHz
- Easy Memory Expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  Features
- Automatic Power Down when Deselected
- CMOS for Optimum Speed and Power
- Available in Pb-Free 48-Ball FBGA Package


### **Functional Description**

The CY62187EV30 is a high performance CMOS static RAM organized as 4M words by 16 bits<sup>[1]</sup>. This device features advanced circuit design to provide ultra low active current. It is

ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 99 percent when addresses are not toggling. The device can also be put into standby mode when deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW or both  $\overline{BHE}$  and  $\overline{BLE}$  are HIGH). The input and output pins ( $\overline{IO}_0$  through  $\overline{IO}_{15}$ ) are placed in a high impedance state when: deselected ( $\overline{CE}_1$ HIGH or  $\overline{CE}_2$  LOW), outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{BHE}$ ,  $\overline{BLE}$  HIGH), or during a write operation ( $\overline{CE}_1$  LOW,  $\overline{CE}_2$  HIGH and  $\overline{WE}$  LOW).

To write to the device, take Chip Enables ( $\overline{\text{CE}}_1$  LOW and CE<sub>2</sub> HIGH) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (IO<sub>0</sub> through IO<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>21</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (IO<sub>8</sub> through IO<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>21</sub>).

To read from the device, take <u>Chip Enables</u> ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH) <u>and Output Enable</u> ( $\overline{\text{OE}}$ ) LOW <u>while</u> forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified <u>by</u> the address pins appear on IO<sub>0</sub> to IO<sub>7</sub>. If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory appears on IO<sub>8</sub> to IO<sub>15</sub>. See the <u>Truth Table</u> on page 9 for a complete description of read and write modes.




### Note

1. For best practice recommendations, refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



# **Pin Configuration**

Figure 1. 48-Ball VFBGA



### **Product Portfolio**

	V <sub>CC</sub> Range (V)					Power D	issipation	1		
Product			Speed (ns)	Operating I <sub>CC</sub> (mA)			Ctondby L (A)			
				, ,	f = 1 MHz		f = f <sub>Max</sub>		Standby I <sub>SB2</sub> (μA)	
	Min	<b>Typ</b> <sup>[2]</sup>	Max		<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Max
CY62187EV30LL	2.2	3.0	3.7	55	4.0	9	45	55	8	48

Note

<sup>2.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25°C.



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ......-65°C to + 150°C Ambient Temperature with Power Applied ...... -55°C to + 125°C Supply Voltage to Ground Potential..... -0.3V to  $V_{CC(max)} + 0.3V$ 

DC Voltage Applied to Outputs in High Z State  $^{[3,\ 4]}.....-0.3V$  to  $V_{CC\ (max)}$  + 0.3V

DC Input Voltage [3, 4]	$-0.3V$ to $V_{CC  (max)} + 0.3V$
Output Current into Outputs (LOW	)20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch Up Current	>200 mA

### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[5]</sup>	
CY62187EV30LL	Industrial	-40°C to +85°C	2.2V to 3.7V	

### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Toot C	Test Conditions			55 ns			
Parameter	Description	lest G				Max	Unit		
V <sub>OH</sub>	Output HIGH Voltage	2.2V ≤ V <sub>CC</sub> ≤ 2.7V	$I_{OH} = -0.1 \text{ mA}$	2.0			V		
		$2.7V \le V_{CC} \le 3.7V$	$I_{OH} = -1.0 \text{ mA}$	2.4			V		
V <sub>OL</sub>	Output LOW Voltage	$2.2V \le V_{CC} \le 2.7V$	$I_{OL} = 0.1 \text{ mA}$			0.4	V		
		2.7V ≤ V <sub>CC</sub> ≤ 3.7V	I <sub>OL</sub> = 2.1 mA			0.4	V		
V <sub>IH</sub>	Input HIGH Voltage	$2.2V \le V_{CC} \le 2.7V$	•	1.8		V <sub>CC</sub> + 0.3V	V		
		$2.7V \le V_{CC} \le 3.7V$		2.2		V <sub>CC</sub> + 0.3V	V		
V <sub>IL</sub>	Input LOW Voltage	2.2V≤ V <sub>CC</sub> ≤ 2.7V		-0.3		0.6	V		
		2.7V ≤ V <sub>CC</sub> ≤ 3.7V		-0.3		0.7	V		
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$		-1		+1	μА		
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_O \leq V_{CC}, OU$	ıtput Disabled	-1		+1	μА		
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$f = f_{Max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$		45	55	mA		
	Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels		7.5	9	mA		
I <sub>SB2</sub> <sup>[6]</sup>	Automatic CE Power Down Current—CMOS Inputs	$CE_1 \ge V_{CC} - 0.2V \text{ or } CE_2 \le 0.2V, \ V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V, \ f = 0, \ V_{CC} = 3.7V$			8	48	μА		

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	25	pF
C <sub>OUT</sub>	Output Capacitance		35	pF

### Notes

V<sub>IL(min)</sub> = -2.0V for pulse durations less than 20 ns.
 V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
 Full Device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.
 Only chip enables (CE<sub>1</sub> and CE<sub>2</sub>) need to be tied to CMOS levels to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



### **Thermal Resistance**

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	FBGA	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 x 4.5 inch, 2-layer printed circuit board	59.06	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		14.08	°C/W

Figure 2. AC Test Loads and Waveforms




Table 1. AC Test Loads


Parameter		2.2V to 3.7V	Unit
R1		1103	Ω
R2		1554	Ω
R <sub>TH</sub>		645	Ω
V <sub>TH</sub>	2.2V < V <sub>CC</sub> ≤ 3V	V <sub>CC</sub> /2	V
	$3V < V_{CC} \le 3.7V$	1.5	V

### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[2]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.5			V
I <sub>CCDR</sub> [6]	Data Retention Current	$V_{CC} = 1.5V, \overline{CE}_1 \ge V_{CC} - 0.2V, CE_2 \le 0.2V, V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$			48	μА
t <sub>CDR</sub> <sup>[7]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[8]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

Figure 3. Data Retention Waveform [9]



- 7. Tested initially and after any design or process changes that may affect these parameters.
- Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \,\mu s$  or stable at  $V_{CC(min)} \ge 100 \,\mu s$ .

  BHE BLE is the AND of both BHE and BLE. Chip is deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



# **Switching Characteristics**

Over the Operating Range [10]

D	December 11 and 12 and	55	ns	11!1
Parameter	Description	Min Ma		Unit
Read Cycle	'	<u> </u>		
t <sub>RC</sub>	Read Cycle Time	55		ns
t <sub>AA</sub>	Address to Data Valid		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	6		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Data Valid		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25	ns
t <sub>LZOE</sub>	OE LOW to LOW Z <sup>[11]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[11, 12]</sup>		20	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[11]</sup>	10		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[11, 12]</sup>		20	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Power Up	0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to Power Down		55	ns
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid		55	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z [11]	10		ns
t <sub>HZBE</sub>	BLE/BHE HIGH to HIGH Z [11, 12]		20	ns
Write Cycle <sup>[13]</sup>				
t <sub>WC</sub>	Write Cycle Time	55		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	45		ns
t <sub>AW</sub>	Address Setup to Write End	45		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	40		ns
t <sub>BW</sub>	BLE/BHE LOW to Write End	45		ns
t <sub>SD</sub>	Data Setup to Write End	Data Setup to Write End 25		ns
$t_{HD}$	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[11, 12]</sup>	20		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[11]</sup>	10		ns

<sup>10.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 1V/ns, timing reference levels of V<sub>TH</sub>, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified l<sub>OL</sub>/I<sub>OH</sub> as shown in AC Test Loads on page 4.

11. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub>, t<sub>HZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

12. t<sub>HZCE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedence state.

13. The internal Write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.



# **Switching Waveforms**

Figure 4. Read Cycle 1 (Address Transition Controlled)[14, 15]





Figure 5. Read Cycle 2 (OE Controlled)[15, 16]



<sup>14.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ , and  $\overline{CE}_2 = V_{IH}$ . 15.  $\overline{WE}$  is HIGH for read cycle.

<sup>16.</sup> Address valid prior to or coincident with  $\overline{\text{CE}}_1$ ,  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  transition LOW and  $\overline{\text{CE}}_2$  transition HIGH.



# Switching Waveforms (continued)

Figure 6. Write Cycle 1 (WE Controlled) [13, 17, 18, 19]





Figure 7. Write Cycle 2 ( $\overline{CE}_1$  or  $CE_2$  Controlled) [13, 17, 18, 19]



### Notes

- 17. Data I/O is high impedance if  $\overline{\sf OE} = {\sf V}_{\sf IH}$ .

  18. If  $\overline{\sf CE}_1$  goes HIGH and  ${\sf CE}_2$  goes LOW simultaneously with  $\overline{\sf WE} = {\sf V}_{\sf IH}$ , the output remains in a high impedance state.

  19. During this period the I/Os are in output state and input signals should not be applied.



# Switching Waveforms (continued)

Figure 8. Write Cycle 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)[18, 19]





Figure 9. Write Cycle 4 (BHE/BLE Controlled, OE LOW)[18,19]





### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs Outputs	Mode	Power
Н	X <sup>[20]</sup>	Х	Х	Х	Х	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
X <sup>[20]</sup>	L	Х	Х	Х	Х	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
X <sup>[20]</sup>	X <sup>[20]</sup>	Х	Х	Н	Н	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (IO <sub>0</sub> –IO <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	High Z (IO <sub>8</sub> –IO <sub>15</sub> ): Data Out (IO <sub>0</sub> –IO <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	Data Out (IO <sub>8</sub> –IO <sub>15</sub> ); High Z (IO <sub>0</sub> –IO <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (IO <sub>0</sub> –IO <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	High Z (IO <sub>8</sub> –IO <sub>15</sub> ); Data In (IO <sub>0</sub> –IO <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	Data In (IO <sub>8</sub> –IO <sub>15</sub> ); High Z (IO <sub>0</sub> –IO <sub>7</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )

# **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62187EV30LL-55BAXI	001-50044	48-Ball Fine Pitch Ball Grid Array (8 x 9.5 x 1.4 mm) Pb-Free	Industrial

Note
20. The 'X' (Don't care) state for the chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




# **Package Diagrams**

Figure 10. 48-Ball FBGA (8 x 9.5 x 1.4 mm)



	Symbol	Common Dimensions			
Package :		FBGA			
Body Size:	X	E D	8.00 9.50		
S # S# 1	×	eE	0.75		
Ball Pitch :	Y	eD	0.75		
Total Thickness :		A	1.45 +/- 0.05		
Mold Thickness :		м	0.910 Ref.		
Substrate Thickness :		s	0.21 Ref.		
Ball Diameter :			0.30		
Stand Off :		A1	0.16-0.26		
Ball Width :		ь	0.27-0.37		
Package Edge Tolerance :		aaa	0.150		
Mold Flatness :		bbb	0.200		
Coplanarity:		ddd	0.080		
Ball Offset (Package) :	eee	0.150			
Ball Offset (Ball) :	fff	0.080			
Ball Count :	n	48			
Edge Ball Center to Center :	X	E1	3.750		
Lage ball celler to celler .	l v	D1	5 250		



- 1. JEDEC REFERENCE MO-205
- 2. PACKAGE WEIGHT : 0.2409g
- 3. DIMENSIONS IN MILLIMETERS

001-50044 - \*A



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2595932	VKN/PYRS	10/24/08	New Datasheet
*A	2644442	VKN/PYRS	01/23/09	Updated the Package diagram on page 10
*B	2672650	VKN/PYRS	03/12/09	Extended the $V_{CC}$ range to 3.7V Added 55 ns speed bin and it's related information Changed $I_{CC  (typ)}$ from 2.5 mA to 3.5 mA at f = 1 MHz Changed $I_{CC  (max)}$ from 4 mA to 6 mA at f = 1 MHz For 70 ns speed, changed $I_{CC  (typ)}$ form 33 mA to 28 mA at f = $f_{MAX}$ For 70 ns speed, changed $I_{CC  (max)}$ from 40 mA to 45 mA at f = $f_{MAX}$ For 70 ns speed, changed $I_{CC  (max)}$ from 45 to 50 ns, $I_{SD}$ from 30 to 35 ns Modified footnote #6 Changed 48-Ball FBGA package dimensions from 8 x 9.5 x 1.6 mm to 8 x 9.5 x 1.4 mm and updated package diagram on page 10
*C	2737164	VKN/AESA	07/13/09	Converted from preliminary to final Changed $I_{CC(typ)}$ from 3.5 mA to 4 mA at f = 1 MHz Changed $I_{CC(typ)}$ from 35 mA to 45 mA and from 28 mA to 35 mA for the speeds 50 ns and 70 ns respectively at f = $f_{max}$ Included $V_{CC}$ range in the test condition of the "Electrical Characteristics" table for the speecs $V_{OH}$ , $V_{OL}$ , $V_{IH}$ , $V_{IL}$ Changed $V_{IL(max)}$ from 0.8V to 0.7V for $V_{CC}$ = 2.7V to 3.7V Changed $C_{IN}$ spec from 20 pF to 25 pF and $C_{OUT}$ spec from 20 pF to 35 pF Included thermal specs for 48-FBGA Included $V_{CC}$ range for $V_{TH}$ spec in the AC test load table Changed $t_{LZBE}$ spec from 5 ns to 10 ns Added footnote #20 related to chip enable
*D	2765892	VKN	09/18/09	Removed 70 ns speed For 55 ns speed, at f = 1 MHz, changed $I_{CC  (max)}$ spec from 6 mA to 9 mA Changed $I_{CC  (typ)}$ from 4 mA to 7.5 mA at f = 1 MHz



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at www.cypress.com/sales.

### **Products**

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

© Cypress Semiconductor Corporation, 2008-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-48998 Rev. \*D

Revised September 29, 2009

Page 12 of 12

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All products and company names mentioned in this document may be the trademarks of their respective holders.