



# STB34NM60N, STP34NM60N, STW34NM60N

N-channel 600 V, 0.092  $\Omega$ , 31.5 A MDmesh™ II Power MOSFETs  
in D<sup>2</sup>PAK, TO-247 and TO-220 packages

Datasheet - production data



**Figure 1. Internal schematic diagram**



## Features

Order codes	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>	P <sub>TOT</sub>
STB34NM60N	600 V	0.105 $\Omega$	31.5 A	250 W
STP34NM60N				
STW34NM60N				

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

## Applications

- Switching applications

## Description

These devices are N-channel Power MOSFETs developed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

**Table 1. Device summary**

Order codes	Marking	Packages	Packaging
STB34NM60N	34NM60N	D <sup>2</sup> PAK	Tape and reel
STP34NM60N		TO-220	Tube
STW34NM60N		TO-247	

## Contents

<b>1</b>	<b>Electrical ratings</b>	<b>3</b>
<b>2</b>	<b>Electrical characteristics</b>	<b>4</b>
2.1	Electrical characteristics (curves)	6
<b>3</b>	<b>Test circuits</b>	<b>9</b>
<b>4</b>	<b>Package mechanical data</b>	<b>10</b>
<b>5</b>	<b>Packaging mechanical data</b>	<b>17</b>
<b>6</b>	<b>Revision history</b>	<b>19</b>

# 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	600	V
$V_{GS}$	Gate-source voltage	$\pm 25$	V
$I_D$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	31.5	A
$I_D$	Drain current (continuous) at $T_C = 100^\circ\text{C}$	20	A
$I_{DM}^{(1)}$	Drain current (pulsed)	126	A
$P_{TOT}$	Total dissipation at $T_C = 25^\circ\text{C}$	250	W
$I_{AR}$	Max current during repetitive or single pulse avalanche (pulse width limited by $T_{jmax}$ )	7	A
$E_{AS}$	Single pulse avalanche energy (starting $T_J = 25^\circ\text{C}$ , $I_D=I_{AS}$ , $V_{DD}=50$ V)	345	mJ
$dv/dt^{(2)}$	Peak diode recovery voltage slope	15	V/ns
$dv/dt^{(3)}$	MOSFET dv/dt ruggedness	50	V/ns
$T_{stg}$	Storage temperature	-55 to 150	$^\circ\text{C}$
$T_j$	Operating junction temperature	150	

1. Pulse width limited by safe operating area.
2.  $I_{SD} \leq 31.5$  A,  $di/dt \leq 400$  A/ $\mu\text{s}$ ,  $V_{DS}$  peak  $\leq V_{(\text{BR})DSS}$ ,  $V_{DD} = 80\%$   $V_{(\text{BR})DSS}$
3.  $V_{DS} \leq 480$  V

Table 3. Thermal data

Symbol	Parameter	Value			Unit
		D <sup>2</sup> PAK	TO-220	TO-247	
$R_{thj-case}$	Thermal resistance junction-case max	0.5			$^\circ\text{C}/\text{W}$
$R_{thj-amb}$	Thermal resistance junction-amb max		62.5	50	
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb max	30			

1.

## 2 Electrical characteristics

( $T_{CASE} = 25^\circ\text{C}$  unless otherwise specified).

**Table 4. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage ( $V_{GS} = 0$ )	$I_D = 1 \text{ mA}$	600			V
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = 600 \text{ V}$ $V_{DS} = 600 \text{ V}, T_c=125^\circ\text{C}$			1 100	$\mu\text{A}$ $\mu\text{A}$
$I_{GSS}$	Gate body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 25 \text{ V}$			$\pm 100$	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2	3	4	V
$R_{DS(\text{on})}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 14.5 \text{ A}$		0.092	0.105	$\Omega$

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 100 \text{ V}, f=1 \text{ MHz}, V_{GS}=0$	-	2722	-	pF
$C_{oss}$	Output capacitance		-	173	-	pF
$C_{rss}$	Reverse transfer capacitance		-	1.75	-	pF
$C_{oss \text{ eq.}}^{(1)}$	Equivalent capacitance time related	$V_{GS} = 0, V_{DS} = 0 \text{ to } 480 \text{ V}$	-	458	-	pF
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 15.75 \text{ A}, R_G=4.7 \Omega, V_{GS}=10 \text{ V}$ (see <a href="#">Figure 21</a> and <a href="#">16</a> )	-	18	-	ns
$t_r$	Rise time		-	36	-	ns
$t_{d(off)}$	Turn-off delay time		-	104	-	ns
$t_f$	Fall time		-	73	-	ns
$Q_g$	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 31.5 \text{ A}$ $V_{GS} = 10 \text{ V}$ (see <a href="#">Figure 17</a> )	-	84	-	nC
$Q_{gs}$	Gate-source charge		-	14	-	nC
$Q_{gd}$	Gate-drain charge		-	45	-	nC
$R_G$	Intrinsic gate resistance	$f = 1 \text{ MHz}, \text{gate DC Bias}=0$ test signal level=20 mV open drain	-	2.9	-	$\Omega$

1.  $C_{oss \text{ eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$


Table 6. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		31.5	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		126	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 31.5 \text{ A}, V_{GS}=0$	-		1.6	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 31.5 \text{ A}, V_{DD} = 60 \text{ V}$ $dI/dt = 100 \text{ A}/\mu\text{s}$ , (see <a href="#">Figure 18</a> )	-	412		ns
$Q_{rr}$	Reverse recovery charge		-	8		nC
$I_{RRM}$	Reverse recovery current		-	39		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 12 \text{ A}, V_{DD} = 60 \text{ V}$ $dI/dt=100 \text{ A}/\mu\text{s}$ , $T_j=150^\circ\text{C}$ (see <a href="#">Figure 18</a> )	-	490		ns
$Q_{rr}$	Reverse recovery charge		-	10		nC
$I_{RRM}$	Reverse recovery current		-	43		A


1. Pulse width limited by safe operating area
2. Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)


**Figure 2. Safe operating area for D<sup>2</sup>PAK and TO-220**




**Figure 3. Thermal impedance for D<sup>2</sup>PAK and TO-220**




**Figure 4. Safe operating area for TO-247**




**Figure 5. Thermal impedance for TO-247**











**Figure 6. Output characteristics**



**Figure 7. Transfer characteristics**



**Figure 8. Gate charge vs gate-source voltage****Figure 9. Static drain-source on-resistance****Figure 10. Capacitance variations****Figure 11. Output capacitance stored energy****Figure 12. Normalized gate threshold voltage vs temperature****Figure 13. Normalized on-resistance vs temperature**


**Figure 14. Normalized  $B_{VDS}$  vs temperature****Figure 15. Source-drain diode forward characteristics**

### 3 Test circuits

**Figure 16. Switching times test circuit for resistive load**




**Figure 17. Gate charge test circuit**




**Figure 18. Test circuit for inductive load switching and diode recovery times**




**Figure 19. Unclamped inductive load test circuit**



**Figure 20. Unclamped inductive waveform**



**Figure 21. Switching time waveform**





## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK® is an ST trademark.

**Table 7. D<sup>2</sup>PAK (TO-263) mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
c	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50		
E	10		10.40
E1	8.50		
e		2.54	
e1	4.88		5.28
H	15		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.4	
V2	0°		8°


**Figure 22. D<sup>2</sup>PAK (TO-263) drawing****Figure 23. D<sup>2</sup>PAK footprint<sup>(a)</sup>**

a. All dimension are in millimeters

**Table 8. TO-220 type A mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
c	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10		10.40
e	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
ØP	3.75		3.85
Q	2.65		2.95


Figure 24. TO-220 type A drawing



**Table 9. TO-247 mechanical data**

Dim.	mm.		
	Min.	Typ.	Max.
A	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
c	0.40		0.80
D	19.85		20.15
E	15.45		15.75
e	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70



Figure 25. TO-247 drawing



## 5 Packaging mechanical data

Table 10. D<sup>2</sup>PAK (TO-263) tape and reel mechanical data

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	10.5	10.7	A		330
B0	15.7	15.9	B	1.5	
D	1.5	1.6	C	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	T		30.4
P0	3.9	4.1			
P1	11.9	12.1		Base qty	1000
P2	1.9	2.1		Bulk qty	1000
R	50				
T	0.25	0.35			
W	23.7	24.3			

**Figure 26. Tape****Figure 27. Reel**

## 6 Revision history

**Table 11. Document revision history**

Date	Revision	Changes
05-Aug-2010	1	Initial release.
02-Sep-2010	2	Updated title on cover page and <a href="#">Table 4: On/off states</a> .
07-Apr-2011	3	Document status promoted from preliminary data to datasheet.
10-Oct-2011	4	Inserted new device in D <sup>2</sup> PAK: Updated: <a href="#">Table 2: Absolute maximum ratings</a> , <a href="#">Table 3: Thermal data</a> and <a href="#">Section 4: Package mechanical data</a> with the new device. Inserted <a href="#">Section 5: Packaging mechanical data</a> . Minor text changes.
12-Dec-2011	5	<ul style="list-style-type: none"> <li>– <a href="#">Figure 11: Output capacitance stored energy</a> has been updated.</li> <li>– <a href="#">Figure 14: Normalized gate threshold voltage vs temperature</a> has been updated.</li> <li>– <a href="#">Figure 15: Normalized on-resistance vs temperature</a> has been updated.</li> <li>– <a href="#">Figure 16: Normalized V<sub>DS</sub> vs temperature</a> has been updated.</li> </ul>
21-Dec-2011	6	Updated: <a href="#">Table 2: Absolute maximum ratings</a> (V <sub>ISO</sub> value for TO-220FP)
10-May-2012	7	<a href="#">Figure 10: Gate charge vs gate-source voltage</a> has been updated.
01-Jul-2013	8	<ul style="list-style-type: none"> <li>– The part number STF34NM60N has been moved to a separate datasheet.</li> <li>– Added: MOSFET ruggedness parameter and <a href="#">3</a> on <a href="#">Table 2</a></li> <li>– Modified: I<sub>D</sub> value on <a href="#">Table 5</a> and typical values for t<sub>d(on)</sub>, t<sub>r</sub>, t<sub>d(off)</sub> and t<sub>f</sub>, max values for I<sub>SD</sub> and I<sub>SDM</sub>, I<sub>SD</sub> for V<sub>SD</sub>, typical value and I<sub>SD</sub> for t<sub>rr</sub></li> <li>– Modified: <a href="#">Figure 8, 9, 14 and 15</a></li> <li>– Minor text changes</li> </ul>

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)