

# Advanced Features of the ispMACH 4000ZE Family

April 2008

Technical Note TN1174

# Introduction


This technical note describes the architectural features of the ispMACH<sup>®</sup> 4000ZE ultra low power devices and how they can be implemented using Lattice's ispLEVER<sup>®</sup> Classic design software. The features discussed in this document include:

- 1. On-chip oscillator and timer
- 2. Power Guard
- 3. Individual I/O bus maintenance

# **On-Chip Oscillator**

An internal oscillator and timer is provided for use in miscellaneous housekeeping functions such as watchdog heartbeats, digital de-glitch circuits and control state machines. The oscillator is disabled by default to save power. The oscillator and timer primitive can be used directly in schematic, or instantiated using HDL (ABEL, Verilog, or VHDL). Figure 1illustrates the functional block diagram of the oscillator and timer.

#### Figure 1. Oscillator and Timer



The software oscillator primitive (OSCTIMER) is shown in Figure 2.

#### Figure 2. Software Oscillator Primitive

DYNOSCDIS		oscout	
	OSCTIMER	TIMEROUT	

#### Table 1. OSCTIMER Signals

Signal Name	I/O	Description
OSCOUT	Output	Oscillator out (nominal frequency 5MHz +/- 30%)
TIMEROUT	Output	Oscillator frequency divided by an attribute TIMER_DIV = (128, 1024, 1048576), default is 128.
TIMERRES	Input	Resets the timer.
DYNOSCDIS	Input	Disables the oscillator. Saves AC power

Note: At least one of the two outputs are required

<sup>© 2008</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

### **On-Chip Oscillator HDL Usage**

Below are Verilog, VHDL, and ABEL definitions of the OSCTIMER. For additional information on designs that use the oscillator, reference examples are included with the ispLEVER Classic design tool.

#### Verilog

OSCTIMER Declaration:

module osctimer(DYNOSCDIS, TIMERRES, OSCOUT, TIMEROUT);
parameter TIMER\_DIV = "128";

input DYNOSCDIS; input TIMERRES; output OSCOUT; output TIMEROUT;

endmodule OSCTIMER Parameter Declaration and Instantiation:

```
defparam I1.TIMER_DIV = "1024",
osctimer I1 (.DYNOSCDIS(osc_dis), .TIMERRES(tmr_rst),
               .OSCOUT(osc_out), .TIMEROUT(tmr_out));
```

#### VHDL

Library Instantiation:

```
library lattice;
use lattice.components.all;
```

**OSCTIMER** and Attribute Declaration:

```
component osctimer
generic(TIMER_DIV : string);
port( DYNOSCDIS : in std_logic;
        TIMERRES : in std_logic;
        OSCOUT : out std_logic;
        TIMEROUT : out std_logic);
end component;
```

OSCTIMER Instantiation:

```
I1: OSCTIMER
generic map (TIMER_DIV => "1024")
port map ( DYNOSCDIS => osc_dis,
        TIMERRES => tmr_rst,
        OSCOUT => osc_out,
        TIMEROUT => tmr_out);
```

end component;

# Lattice Semiconductor

#### ABEL

Library Instantiation:

library 'lattice';

**OSCTIMER** Declaration:

XLAT\_OSCTIMER(DYNOSCDIS, TIMERRES, OSCOUT, TIMEROUT, 128);

OSCTIMER Instantiation:

I1 OSCTIMER(osc\_dis, rst, osc\_out, tmr\_out);

# **On-Chip Oscillator in the Constraint Editor**

The ispLEVER Classic Constraint Editor includes an OSCTIMER Attribute Sheet. This sheet gives the user the ability to view signals, connected to the oscillator and set the divider value (TIMER\_DIV).

Table 2. Oscillator in the Constraint Editor

Туре	Oscillator Clock	Timer Clock	Oscillator Disable	Timer Reset	Timer Divide
OSCTIMER	TOUT_c	TOUT2_c	RST_c	RST2_c	128

# **On-Chip Oscillator in the Report File**

The OSCTIMER section of the report file includes all connections and properties of the oscillator.


OSCTIMER_Summary		
~~~~~		
OSCTIMER:	Pin/Node	
OSCTIMER Instance Name		I1
Dynamic Disable Signal		osc_RST
Timer Reset Signal		osc_RST2
Oscillator Output Clock	mfb A-15	TOUT_C
Timer Output Clock	mfb G-15	TOUT2_c
Oscillator Output Clock Freque	ency	5.0000 MHz
Timer Output Clock Frequency		39.0625 KHz
Timer Divider		128

# **Power Guard**

During the system inactive state, ignoring the CPLD array logic from external input signal changes based on a "system inactive" signal is an excellent way to reduce power and increase battery life. This feature is called Power Guard in the ispMACH 4000ZE family. When all the inputs have Power Guard turned on the power consumption of the device is close to standby current of the device. The Power Guard can be used directly in schematic entry, or instantiated using HDL (ABEL, Verilog or VHDL). A bus with Power Guard can be generated using the Module Manager. Figure 3 shows a detailed architectural view of the I/O cell including the Power Guard block.


# Lattice Semiconductor

### Figure 3. ispMACH 4000ZE I/O Cell



The software Power Guard primitive is shown in Figure 4.

#### Figure 4. Power Guard Primitive



#### Table 3. Power Guard Signals

Signal Name	I/O	Description
D		Signal coming from an input or I/O pad. This pin cannot have any fanout and connects only between the pad and the Power Guard.
E	INPUT	The "ENABLE" input that is tied to BIE (Block Input Enable). The BIE signal is driven directly from an I/O or through logic such as an OE signal.
Q	OUTPUT	This is the output of the Power Guard that drives toward the Global Routing Pool. When $E=1$ , the output Q is driven by the input D.

### Lattice Semiconductor

### **Power Guard HDL Usage**

Below are Verilog, VHDL, and ABEL definitions of the Power Guard option. For designs that use Power Guard, refer to the examples included with the ispLEVER Classic design tool.

#### Verilog

Power Guard Declaration:

module PG\_example(D, E, Q);
input D;
input E;
output Q;
endmodule
Power Guard Instantiation:

PG I1 (.D(Input\_sig),.E(Enable\_sig), .Q(Temp\_sig));

#### VHDL

Library Instantiation:

library lattice; use lattice.components.all;

Power Guard Declaration:

Power Guard Instantiation:

#### ABEL

Library Instantiation:

"library 'lattice';

Power Guard Declaration:

XLAT\_PG(D, E, Q);

**OSCTIMER** Instantiation:

I1 PG(in0, ie, d0);

# **Power Guard Module Manager Usage**

The Module Manger can be used to generate a bus of Power Guard primitives, which can be instantiated in the target design. The only option is to specify the width of the Power Guard bus. Figure 5 is a screen shot of the Power Guard Module Manager GUI.



74 Lattice ispMACH Module Powe	r Guard
$Power Guard$ $\downarrow$ $D[7:0]$ $Q[7:0]$ $\downarrow$ $E$	Configuration Specify the width of the Power Guard bus: 8 Note: Enable logic must be the same for all IDs with Power Guard.
	Generate Load Parameters. Cancel Help

# Power Guard Usage Rules

There are several important guidelines to keep in mind when using Power Guard:

- 1. Within a block, the Power Guard enables must be connected to the same.
- 2. If the BIE signal feeds itself, the Fitter will produce an error.
- 3. If the BIE signal is generated via internal logic and the source of the logic is the Power Guard output, then the Fitter will produce a warning.

# Power Guard in the Report File

I/Os which have Power Guard enabled can be identified in the Fitter Report by looking at the Power Guard Enable column. The signal in the Power Guard Enable is the logical net name which drives the Power Guard Enable port. Below is an example of the Fitter Report that includes the Power Guard information in the right-hand column:

	t_Listing							
Pin No		Bank Number	GLB   Pad	Assigned   Pin	   1/0 Type	Signal   Type	Signal   Name	PG   Enable
 1	   TDI		 	 	 		 	 
2	I_O/OE	0	A5	İ	LVCMOS18	Input	a_4_	PG_E_node
3	I_O	0	A6		LVCMOS18	Input	rst	
4	I_0/0E	0	A7		LVCMOS18	Input	a_5_	PG_E_node
5	GNDIO0	-						
6	VCCIO0	-						

# Individual I/O Bus Maintenance

The ispMACH4000ZE I/Os have individual programmable I/O bus maintenance options. The four options for the I/O are programmable pull-up, pull-down, bus keeper and off. The I/O bus maintenance can be set using the ispLEVER Constraints Editor or using the HDL attribute PULL set to either "UP", "DOWN", "HOLD", or "OFF".

# **Technical Support Assistance**

 Hotline:
 1-800-LATTICE (North America) +1-503-268-8001 (Outside North America)

 e-mail:
 techsupport@latticesemi.com

 Internet:
 www.latticesemi.com

# **Revision History**

Date	Version	Change Summary
April 2008	01.0	Initial release.
April 2008	01.1	Updated On-board Oscillator and Timer diagram. Replaced "I/O Termi- nation" with "Individual I/O Bus Maintenance".