

#### 8-OUTPUT LOW POWER PCIE GEN2/3 DIFFERENTIAL SYNTHESIZER

#### 9FGL839

### Description

The 9FGL839 is an 8 output differential synthesizer for PCI Express Gen1, Gen2, and Gen3 applications.

## **Recommended Application**

100MHz PCIe Gen1/2/3 differential synthesizer

#### **Output Features**


• 8 - Low Power HCSL-compatible output pairs

#### Features/Benefits

- 8 OE# pins; Hardware control of each output
- 25MHz crystal input; exact synthesis
- 100MHz operation; supports PCIe and SATA applications
- VDDIO; allows outputs to run from lower voltage rail to save power
- OE# pins have 1.5V high input threshold; direct interface to 1.8-3.3V systems

#### **Key Specifications**


- <130mW power consumption (typical)
- Cycle-to-cycle jitter <85ps
- Output-to-output skew <100 ps
- PCIe Gen2 phase jitter <3.0ps RM
- PCIe Gen3 phase jitter <1.0ps RMS



### **Block Diagram**

1

## **Pin Configuration**



#### 48-pin MLF, 6x6 mm, 0.4mm pitch

v prefix indicates internal 120KOhm pull down resistor

vv prefix indicates internal 60KOhm pull down resistor

^ prefix indicates internal 120KOhm pull up resistor

#### **Power Management Table**

Inputs PD#	Control Bits/Pins OE# Pin	Outputs DIFx/DIFx#	PLL State
0	Х	Low/Low	OFF
1	0	Running	ON
1	1	Low/Low	ON


#### **MLF Power Connections Table**

Pin Numbe	Pin Number									
VDDA	VDD	VDDIO	GND	Description						
40			41	Analog PLL						
47			44	XTAL						
	5		6	Inputs						
	19, 30, 39	11, 18, 25, 31, 38	12, 17, 24, 32, 37	DIF clocks						

## **Pin Descriptions**

PIN #	PIN NAME	TYPE	DESCRIPTION	
1	OE0#	IN	Active low input for enabling DIF pair 0.	
•			1 =disable outputs, 0 = enable outputs	
2	OE1#	IN	Active low input for enabling DIF pair 1.	
			1 =disable outputs, 0 = enable outputs	
3	OE2#	IN	Active low input for enabling DIF pair 2.	
			1 =disable outputs, 0 = enable outputs	
4	OE3#	IN	Active low input for enabling DIF pair 3.	
		514/5	1 =disable outputs, 0 = enable outputs	
5	VDD	PWR	Power supply, nominal 3.3V	
6	GND	PWR	Ground pin.	
7	OE4#	IN	Active low input for enabling DIF pair 4	
			1 =disable outputs, 0 = enable outputs	
8	OE5#	IN	Active low input for enabling DIF pair 5.	
			1 =disable outputs, 0 = enable outputs	
9	OE6#	IN	Active low input for enabling DIF pair 6.	
			1 =disable outputs, 0 = enable outputs Active low input for enabling DIF pair 7.	
10	OE7#	IN		
			1 =disable outputs, 0 = enable outputs	
11		PWR	Power supply for differential outputs	
12	GND	PWR	Ground pin.	
13	DIF0	OUT	Differential true clock output	
14	DIF0#	OUT	Differential Complementary clock output	
15	DIF1	OUT	Differential true clock output	
16	DIF1#	OUT	Differential Complementary clock output	
17	GND	PWR	Ground pin.	
18	VDDIO	PWR	Power supply for differential outputs	
19	VDD	PWR	Power supply, nominal 3.3V	
20	DIF2	OUT	Differential true clock output	
21	DIF2#	OUT	Differential Complementary clock output	
22	DIF3	OUT	Differential true clock output	
23	DIF3#	OUT	Differential Complementary clock output	
24	GND	PWR	Ground pin.	
25	VDDIO	PWR	Power supply for differential outputs	
26	DIF4	OUT	Differential true clock output	
27	DIF4#	OUT	Differential Complementary clock output	
28	DIF5	OUT	Differential true clock output	
29	DIF5#	OUT	Differential Complementary clock output	
30	VDD	PWR	Power supply, nominal 3.3V	
31	VDDIO	PWR	Power supply for differential outputs	
32	GND	PWR	Ground pin.	
33	DIF6	OUT	Differential true clock output	
34	DIF6#	OUT	Differential Complementary clock output	
35	DIF7	OUT	Differential true clock output	
36	DIF7#	OUT	Differential Complementary clock output	
37	GND	PWR	Ground pin.	
38	VDDIO	PWR	Power supply for differential outputs	
39	VDD	PWR	Power supply, nominal 3.3V	
40	VDDA	PWR	3.3V power for the PLL core.	
41	GNDA	PWR	Ground pin for the PLL core.	
42	PD#	IN	Asynchronous active low input pin used to power down the device. The internal clocks	
42	U#	IIN	are disabled and the VCO and the crystal osc. (if any) are stopped.	
43	NC	N/A	No Connection.	
43	GNDXTAL	PWR	GND for XTAL	
44 45	X1_25		Crystal input, Nominally 25.00MHz.	
45 46	X1_25 X2	OUT	Crystal output.	
46 47	VDDXTAL	PWR		
4/	VUUTIAL	PWR	Power supply for XTAL, nominal 3.3V	
			This pin is the Test Input Mode pin. A '0' on this pin puts the part in normal operating	
48	vvTIM	IN	mode. A '1' on this pin puts the part in Test Input Mode, bypassing the PLL. This pin	
		1	should be either pulled to ground with an external 10Kohm resistor or grounded	

## **Test Loads**



# **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9FGL839. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
3.3V Core Supply Voltage	VDD, VDDA	VDD for core logic and PLL			4.6	V	1,2
IO Supply Voltage	VDDIO	VDD for differential IO			4.6	V	1,2
Input Low Voltage	V <sub>IL</sub>		GND-0.5			V	1
Input High Voltage	V <sub>IH</sub>	Except for SMBus interface			V <sub>DD</sub> +0.5	V	1
Input High Voltage	VIHSMB	SMBus clock and data pins (if present)			5.5	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

### **Electrical Characteristics–Input/Supply/Common Parameters**

 $T_A = T_{COM \text{ or }} T_{IND}$ ; Supply Voltage  $V_{DD/} V_{DDA} = 3.3 \text{ V} + -5\%$ , VDDIO = 1.05V to 3.3V + -5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Ambient Operating	T <sub>COM</sub>	Commmercial range	0		70	°C	1
Temperature	T <sub>IND</sub>	Industriall range	-40		85	°C	1
Input High Voltage	VIHOE	OE# pins	1.5		V <sub>DD</sub> + 0.3	V	1
Input High Voltage	V <sub>IH</sub>	Single-ended inputs, except SMBus, low threshold and tri-level inputs	2		V <sub>DD</sub> + 0.3	V	1
Input Low Voltage	V <sub>IL</sub>	Single-ended inputs, except SMBus, low threshold and tri-level inputs	Single-ended inputs, except SMBus, low GND - 0.3		0.8	V	1
	I <sub>IN</sub>	Single-ended inputs, $V_{IN} = GND$ , $V_{IN} = VDD$	-5	+/-3	5	uA	1
Input Current	I <sub>INP</sub>	Single-ended inputs $V_{IN} = 0 V$ ; Inputs with internal pull-up resistors $V_{IN} = VDD$ ; Inputs with internal pull-down resistors	-200	+/-75	200	uA	1
Input Frequency	Fin	V <sub>DDA</sub> , V <sub>DD</sub>		25		MHz	2
Pin Inductance	L <sub>pin</sub>			6	7	nH	1
	C <sub>IN</sub>	Logic Inputs	1.5	4	5	pF	1
Capacitance	C <sub>OUT</sub>	Output pin capacitance		5	6	pF	1
Clk Stabilization	T <sub>STAB</sub>	From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock		0.5	1	ms	1,2
OE# Latency	t <sub>LATOE#</sub>	DIF start after OE# assertion DIF stop after OE# deassertion	1	2	4	clocks	1
Tfall	t <sub>F</sub>	Fall time of control inputs			10	ns	1,2
Trise	t <sub>R</sub>	Rise time of control inputs			10	ns	1,2

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

 $^2\mbox{Control}$  input must be monotonic from 20% to 80% of input swing.

<sup>3</sup>Time from deassertion until outputs are >200 mV

# **Electrical Characteristics–DIF 0.7V Low Power Differential Outputs**

PARAMETER	SYMBOL	CONDITIONS		ТҮР	МАХ	UNITS	NOTES
Slew rate	Trf	Scope averaging on	1		4	V/ns	1, 2, 3
Slew rate matching	ΔTrf	Slew rate matching, Scope averaging on			20	%	1, 2, 4
Voltage High	VHigh	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	500	590	850	mV	1
Voltage Low	VLow	averaging on)	-150	9	150		1
Max Voltage	Vmax	Measurement on single ended signal using		609	1150	mV	1
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	-19		mv	1
Vswing	Vswing	Scope averaging off	300	1182		mV	1, 2
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	292	550	mV	1, 5
Crossing Voltage (var)	∆-Vcross	Scope averaging off		23	140	mV	1, 6

 $T_A = T_{COM \text{ or }} T_{IND}$ ; Supply Voltage  $V_{DD/}V_{DDA} = 3.3 \text{ V} + -5\%$ , VDDIO = 1.05V to 3.3V + -5%

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.  $C_L = 2pF$ . (100 $\Omega$  differential trace impedance).

<sup>2</sup> Measured from differential waveform

<sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>4</sup> Matching applies to rising edge rate of Clock / falling edge rate of Clock#. It is measured in a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope uses for the edge rate calculations.

<sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of V\_cross\_min/max (V\_cross absolute) allowed. The intent is to limit Vcross induced modulation by setting V\_cross\_delta to be smaller than V\_cross abs.

### **Electrical Characteristics–Current Consumption**

 $T_A = T_{COM \text{ or }} T_{IND}$ ; Supply Voltage  $V_{DD}/V_{DDA} = 3.3 \text{ V} + -5\%$ , VDDIO = 1.05V to 3.3V + -5%

		0 00, 00,						
PARAMETER SYMBOL		SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
	Operating Current	I <sub>DDVDD, VDDA</sub>	$C_L = 2pF$ ; VDD/VDDA rail, all outputs on		35	40	mA	1
		IDDVDDIO	$C_L = 2pf$ ; VDDIO rail, all outputs on		14	20	mA	1
	Powerdown Current	I <sub>DDVDD, VDDA</sub>	Power Down, VDD/VDDA Rail		5.3	6	mA	1
	i cholaoini ounoin	IDDVDDIO	Power Down, VDDIO Rail		0.001	0.1	mA	1

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

### **Electrical Characteristics–Skew and Differential Jitter Parameters**

 $T_A = T_{COM \text{ or }} T_{IND}$ ; Supply Voltage  $V_{DD/} V_{DDA} = 3.3 \text{ V} + -5\%$ , VDDIO = 1.05V to 3.3V + -5%

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
DIF{x:0]	t <sub>SKEW_ALL</sub>	Output-to-Output Skew across all outputs		56	100	ps	1,2,3
Duty Cycle	t <sub>DC</sub>	Measured differentially, PLL Mode	45	49.4	55	%	1,3
Jitter, Cycle to cycle	t <sub>jcyc-cyc</sub>	PLL mode		21	85	ps	1,3,4

#### Notes for preceding table:

<sup>1</sup> Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.

<sup>2</sup> Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.

<sup>3</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>4</sup> Measured from differential waveform

6

## **Electrical Characteristics–Phase Jitter Parameters**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	Notes
	t <sub>jphPCleG1</sub>	PCIe Gen 1		23	86	ps (p-p)	1,2,3
	t <sub>jphPCleG2</sub>	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.6	3	ps (rms)	1,2
Phase Jitter		PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		1.9	3.1	ps (rms)	1,2
	t <sub>jphPCIeG3</sub>	PCle Gen3		0.4	1	ps (rms)	1,2

 $T_A = T_{COM \text{ or }} T_{IND}$ ; Supply Voltage  $V_{DD/} V_{DDA} = 3.3 \text{ V} + 1.5\%$ , VDDIO = 1.05V to 3.3V + 1.5%

<sup>1</sup> Applies to all outputs.


<sup>2</sup> See http://www.pcisig.com for complete specs

<sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

## **Clock Periods–Differential Outputs**

				I	Measurement	Window				
	Center	1 Clock	1us	0.1s	0.1s	0.1s	1us	1 Clock		
SSC OFF	Freq. MHz	-c2c jitter AbsPer Min	-SSC Short-Term Average Min	- ppm Long-Term Average Min	0 ppm Period Nominal	+ ppm Long-Term Average Max	+SSC Short-Term Average Max	+c2c jitter AbsPer Max	Units	Notes
DIF	100.00	9.91450		9.99950	10.00000	10.00050		10.08550	ns	1,2,3

# **Marking Diagrams**




Notes:

- 1. "LOT" is the lot number.
- 2. YYWW is the last two digits of the year and week that the part was assembled.
- 3. "L" denotes RoHS compliant package.
- 4. "I" denotes industrial temperature range.
- 4. "COO" denotes country of origin.

## **Thermal Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{JA}$	Still air		34		° C/W
Ambient	$\theta_{JA}$	1 m/s air flow		31		° C/W
	$\theta_{JA}$	2 m/s air flow		29		° C/W
Thermal Resistance Junction to Case	θ <sub>JC</sub>			31.7		° C/W



#### Package Outline and Package Dimensions (48-pin MLF)

Symbol	Min	Max	
A	0.8	1.0	
A1	0	0.05	
A3	0.20 Re	ference	
b	0.15	0.25	
е	0.40 BASIC		
D x E BASIC	6.00 x 6.00		
D2 MIN./MAX.	4.10	4.30	
E2 MIN./MAX.	4.10	4.30	
L MIN./MAX.	0.35	0.45	
N	4	8	
N <sub>D</sub>	12		
N <sub>E</sub>	1	2	

# **Ordering Information**

Part / Order Number	Shipping Package	Package	IDT Package Code	Temperature
9FGL839AKLF	Trays	48-pin MLF	NDG48	0 to +70°C
9FGL839AKLFT	Tape and Reel	48-pin MLF	NDG48	0 to +70°C
9FGL839AKILF	Trays	48-pin MLF	NDG48	-40 to +85°C
9FGL839AKILFT	Tape and Reel	48-pin MLF	NDG48	-40 to +85°C

#### "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

"A" is the device revision designator (will not correlate with the datasheet revision).

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

#### **Revision History**

Rev.	Issuer	Issue Date	Description	Page #
0.1	RDW	10/6/2011	Intial Release	
A RD		DW 1/6/2012	1. Updated Features/Benefits	1,2, 5-8
	RDW		2. Updated Power Connections Table	
	TIE W		3. Updated Electrical Tables to Final, removed references to 125M	
			4. Adding mark information and Thermal Data	

#### Innovate with IDT and accelerate your future networks. Contact:

# www.IDT.com

#### **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

www.idt.com/go/clockhelp pcclockhelp@idt.com

#### **Corporate Headquarters**

Integrated Device Technology, Inc. www.idt.com



© 2011 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA