

PIC18F26K20/46K20 Rev. B2/B3/B5/B6 Silicon Errata and Data Sheet Clarification

The PIC18F26K20/46K20 family devices that you have received conform functionally to the current Device Data Sheet (DS41303G), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in [Table 1](#). The silicon issues are summarized in [Table 2](#).


The errata described in this document will be addressed in future revisions of the PIC18F26K20/46K20 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of [Table 2](#) apply to the current silicon revision (B6).

Data Sheet clarifications and corrections start on [page 7](#), following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

1. Using the appropriate interface, connect the device to the hardware debugger.
2. Open an MPLAB IDE project.
3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
4. Based on the version of MPLAB IDE you are using, do one of the following:
 - a) For MPLAB IDE 8, select Programmer > Reconnect.
 - b) For MPLAB X IDE, select Window > Dashboard and click the **Refresh Debug Tool Status** icon ().
5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC18F26K20/46K20 silicon revisions are shown in [Table 1](#).

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID ⁽¹⁾ (11-bit)	Revision ID for Silicon Revision ⁽²⁾ (5-bit)			
		B2	B3	B5	B6
PIC18F26K20	100h	0x09	0x0A	0x0C	0x0D
PIC18F46K20	101h	0x09	0x0A	0x0C	0x0D

Note 1: The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID:DEVREV".

2: Refer to the "PIC18F2XK20/4XK20 Flash Programming Specification" (DS41297) for detailed information on Device and Revision IDs for your specific device.

PIC18F26K20/46K20

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary	Affected Revisions ⁽¹⁾			
				B2	B3	B5	B6
ECCP	Full-Bridge	1.	Dead-band time is 4/FOSC instead of 1/FOSC.	X	X	X	X
ECCP	Full-Bridge	2.	Compromised dead band.	X	X	X	X
MSSP SPI	SPI Clock	3.	Improper start in Timer2/2 Clock mode.	X	X	X	X
MSSP SPI	SPI Master	4.	Improper sampling of last bit.	X	X	X	X
MSSP (Master I ² C™ Mode)	I ² C™ Master	5.	Improper handling of Stop event.	X	X	X	X
EUSART	OERR Flag	6.	Clearing SPEN bit does not clear OERR flag.	X	X	X	X
EUSART	BAUDCON	7.	RCIDL may improperly stay low.	X	X	X	X
System Clocks	HFINTOSC	8.	Frequency instability.	X			
Data EEPROM Memory	Endurance	9.	Endurance limited to 10K cycles.	X	X	X	X
Program Flash Memory	Endurance	10.	Endurance limited to 1K cycles.	X	X	X	X
PORTB Interrupt-on-Change	Interrupt-on-change	11.	False interrupt when setting interrupt enable.	X	X	X	X
ADC	ADC Conversion	12.	ADC conversion may be limited to half scale.	X	X		
Interrupt-on-Change	Interrupt-on-change interrupt when in Sleep	13.	False interrupt when waking from Sleep.	X	X	X	X
Capture/Compare/PWM	Capture mode	14.	Weak pull-up disabled in Capture mode on CCP2	X	X	X	X
Low-Voltage Detect	LVD in Sleep	15.	LVD erroneously triggers upon wake-up from Sleep if band gap is disabled in Sleep mode.	X	X	X	X
Resets (BOR)	Brown-out Reset	16.	An unexpected Reset may occur if the Brown-out Reset module (BOR) is disabled, and then re-enabled.	X	X	X	X

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**B6**).

1. Module: ECCP

Changing direction in Full-Bridge mode inserts a dead-band time of $4/F_{osc} * TMR2$ prescale instead of $1/F_{osc} * TMR2$ prescale as specified in the data sheet.

Work around

None.

Affected Silicon Revisions

B2	B3	B5	B6				
X	X	X	X				

2. Module: ECCP

ECCP – In Full-Bridge mode when $PR2 = CCPR1L$ and $DC1B[1:0] \neq '00'$ and the direction is changed, then the dead time before the modulated output starts is compromised. The modulated signal improperly starts immediately with the direction change and stays on for $T_{osc} * TMR2Presale * DC1B[1:0]$.

Work around

Avoid changing direction when the duty cycle is within three least significant steps of 100% duty cycle. Instead, clear the $DC1B[1:0]$ bits before the direction change and then set them to the desired value after the direction change is complete.

Affected Silicon Revisions

B2	B3	B5	B6				
X	X	X	X				

3. Module: MSSP SPI

When the SPI clock is configured for Timer2/2 ($SSPCON1<3:0> = 0011$) and the CKE bit of the SSPSTAT register is '1', then the first SDO data bit and SCK non-idle edge occur simultaneously. Also, the first SCK non-idle level may be short.

Work around

Use clock mode other than Timer2/2.

Affected Silicon Revisions

B2	B3	B5	B6				
X	X	X	X				

4. Module: MSSP SPI

In SPI Master mode, when the CKE bit of the SSPSTAT register is cleared and the SMP bit of the SSPSTAT register is set, then the last bit of the incoming data stream (bit 0) at the SDI pin will not be sampled properly.

Work around

None.

Affected Silicon Revisions

B2	B3	B5	B6				
X	X	X	X				

5. Module: MSSP (Master I²C™ Mode)

In Master I²C Receive mode, if a Stop condition occurs in the middle of an address or data reception, then the SCL clock stream will continue endlessly and the RCEN bit of the SSPCON2 register will remain set improperly. When a Start condition occurs after the improper Stop condition, then 9 additional clocks will be generated followed by the RCEN bit going low.

Work around

Use low-impedance pull-ups on the SDA line to reduce the possibility of noise glitches, which may trigger an improper Stop event. Use a time-out event timer to detect the unexpected Stop condition and resulting stuck RCEN bit. Clear stuck RCEN bit by clearing SSPEN bit of SSPCON1.

Affected Silicon Revisions

B2	B3	B5	B6				
X	X	X	X				

PIC18F26K20/46K20

6. Module: EUSART

The OERR flag of the RCSTA register is reset only by clearing the CREN bit of the RCSTA register or by a device Reset. Clearing the SPEN bit of the RCSTA register does not clear the OERR flag.

Work around

Clear the OERR flag by clearing the CREN bit instead of clearing the SPEN bit.

Affected Silicon Revisions

B2	B3	B5	B6				
X	X	X	X				

7. Module: EUSART

In Asynchronous Receive mode when the RX input goes low after an Idle period and stays low for less than 1/16th bit period, then that event will be correctly detected as an invalid Start bit. If the RX input goes low a second time, less than one full bit time after the leading edge of the first invalid Start time, then the low transition of the RCIDL Status bit will be improperly delayed by one full bit time following that second edge. If the second pulse is also an invalid Start bit then the RCIDL will remain low indefinitely until either a valid Start bit occurs or the EUSART is reset.

Work around

When monitoring the RCIDL bit, measure the length of time between the RCIDL going low and the RCIF flag going high. If this time is greater than one character time, then restore the RCIDL bit by resetting the EUSART receiver. The EUSART receiver is reset when either the SPEN bit or CREN bit of the RCSTA register is cleared.

Affected Silicon Revisions

B2	B3	B5	B6				
X	X	X	X				

8. Module: System Clocks

HFINTOSC output frequency may have up to 1% short term frequency instability beyond the maximum and minimum limits shown in the data sheet.

Work around

Use the HS, XT or EC clock modes.

Affected Silicon Revisions

B2	B3	B5	B6				
X							

9. Module: Data EEPROM Memory

The write/erase endurance of data EEPROM memory is limited to 10K cycles.

Work around

Use the error correction method that stores data in multiple locations.

Affected Silicon Revisions

B2	B3	B5	B6				
X	X	X	X				

10. Module: Program Flash Memory

The write/erase endurance of the PFM is limited to 1K cycles when VDD is above 3V. Endurance degrades when VDD is below 3V.

Work around

For data tables in program Flash memory use the error correction method that stores data in multiple locations.

Affected Silicon Revisions

B2	B3	B5	B6				
X	X	X	X				

11. Module: PORTB Interrupt-on-Change

Setting a PORTB interrupt-on-change enable bit of the IOCB register while the corresponding PORTB input is high will cause an RBIF interrupt.

Work around

Set the IOCB bits to the desired configuration then read PORTB to clear the mismatch latches. Finally, clear the RBIF bit before setting the RBIE bit.

Affected Silicon Revisions

B2	B3	B5	B6				
X	X	X	X				

12. Module: ADC

After extended stress the Most Significant bit (MSb) of the ADC conversion result can become stuck at '0'. Conversions resulting in code 511 or less are still accurate, but conversions that should result in codes greater than 511 are instead pinned at 511.

The potential for failures is a function of several factors:

- The potential for failures increases over the life of the part. No failures have ever been seen for accelerated stress estimated to be equivalent to 34 years at room temperature. The failure rate after accelerated stress estimated to be equivalent to 146 years at room temperature can be as high as 10% for $V_{DD} = 1.8V$. The time to failure will decrease as the operating temperature increases.
- The potential for failures is highest at low V_{DD} and decreases as V_{DD} increases.

Work around

1. Restrict the input voltage to less than 1/2 of the ADC voltage reference so that the expected result is always a code less than or equal to 511.
2. Use manual acquisition time ($ACQT<2:0> = 000$) and put the part to Sleep after each conversion.

Affected Silicon Revisions

B2	B3	B5	B6				
X	X						

13. Module: Interrupt-on-Change

When any interrupt-on-change is enabled and the corresponding input is high, then waking from Sleep by a source other than interrupt-on-change may cause the RBIF interrupt flag bit to become set improperly.

Work around

1. Use the INTx interrupts in lieu of interrupt-on-change.
Or
2. Store the state of the PORTB inputs before entering Sleep. Upon waking, if an RBIF is detected, then compare the PORTB levels with those stored. If they are the same, then clear and ignore the RBIF interrupt.

Affected Silicon Revisions

B2	B3	B5	B6				
X	X	X	X				

14. Module: Capture/Compare/PWM

14.1 CCP2

The weak pull-up (if enabled) on the selected CCP2 pin will be disabled when CCP2 is set up for Capture mode.

Work around

Use an external resistor as the pull-up.

Affected Silicon Revisions

B2	B3	B5	B6				
X	X	X	X				

15. Module: Low-Voltage Detect

If Low-Voltage Detect is enabled, the band gap is disabled in Sleep, and the part is put to Sleep for a short period of time, the LVD will trigger immediately upon waking-up from Sleep.

Work around

Do not disable the band gap in Sleep when using the LVD.

Affected Silicon Revisions

B2	B3	B5	B6				
X	X	X	X				

PIC18F26K20/46K20

16. Module: Resets (BOR)

An unexpected Reset may occur if the Brown-out Reset module (BOR) is disabled, and then re-enabled when the Fixed Voltage Reference is not enabled (CVRCON2<7> = 0). This issue affects BOR modes: BOREN<1:0> = 10 and BOREN<1:0> = 01. In both of these modes, if the BOR module is re-enabled while the device is active, unexpected Resets may be generated.

Work around

If BOR is required, and power consumption is not an issue, use BOREN<1:0> = 11. For BOREN<1:0> = 10 mode, either switch to BOREN<1:0> = 11 mode or enable the FVR (CVRCON2<7> = 1) and verify that the FVR is stable (CVRCON2<6> = 1) prior to entering Sleep. If power consumption is an issue and low power is desired, do not use BOREN<1:0> = 10 mode. Instead, use BOREN<1:0> = 01 and follow the steps below when entering and exiting Sleep.

1. Disable BOR by clearing SBOREN(RCON<6> = 0) and the FVR (CVRCON2<7> = 0).
2. Enter Sleep mode (if desired). Sleep();
3. After exiting Sleep mode (if entered) enable the FVR (CVRCON2<7> = 1).
4. Wait for the Fixed Voltage Reference to stabilize (typically 25 us).
while(!CVRCON2bits.FVRST);
5. Re-enable BOR by setting SBOREN (RCON<6> = 1).

Affected Silicon Revisions

B2	B3	B5	B6				
X	X	X	X				

Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS41303G):

Note: Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

1. Module: Electrical Characteristics

Parameter D026 in Table 26-8 on page 376 of the data sheet lists the maximum ADC delta current at 1.8V as 290 μ A. The correct value should be 360 μ A.

TABLE 26-8: DC CHARACTERISTICS: PERIPHERAL SUPPLY CURRENT, PIC18F2XK20/4XK20

PIC18F2XK20/4XK20		Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +125°C						
Param No.	Device Characteristics	Typ	Max	Units	Conditions			
D024 (ΔI _{WDT})	Module Differential Currents	Watchdog Timer	0.7	2.0	μA	-40°C to +125°C	VDD = 1.8V	
			1.1	3.0	μA	-40°C to +125°C	VDD = 3.0V	
	D024A (ΔI _{BOR})	Brown-out Reset ⁽²⁾	21	50	μA	-40°C to +125°C	VDD = 2.0V	
25			60	μA	-40°C to +125°C	VDD = 3.3V		
0			—	μA	-40°C to +125°C	VDD = 3.3V	Sleep mode, BOREN<1:0> = 10	
D024B (ΔI _{HLVD})	High/Low-Voltage Detect ⁽²⁾	13	30	μA	-40°C to +125°C	VDD = 1.8-3.0V		
D025 (ΔI _{OSCB}) LP	Timer1 Oscillator	0.5	2.0	μA	-40°C	VDD = 1.8V	32 kHz on Timer1 ⁽¹⁾	
		0.5	2.0	μA	+25°C			
		0.7	2.0	μA	+85°C			
		0.7	3.0	μA	-40°C	VDD = 3.0V	32 kHz on Timer1 ⁽¹⁾	
		0.7	3.0	μA	+25°C			
		0.9	3.0	μA	+85°C			
D025A (ΔI _{OSCB}) HP	Timer1 Oscillator	11	30	μA	-40°C	VDD = 1.8V	32 kHz on Timer1 ⁽³⁾	
		13	33	μA	+25°C			
		15	35	μA	+85°C			
		14	33	μA	-40°C	VDD = 3.0V	32 kHz on Timer1 ⁽³⁾	
		17	37	μA	+25°C			
		19	40	μA	+85°C			
D026 (ΔI _{AD}) ΔI _{FRC}	A/D Converter ⁽⁴⁾	200	360	μA	-40°C to +125°C	VDD = 1.8V	A/D on, not converting Adder for FRC	
		260	425	μA	-40°C to +125°C	VDD = 3.0V		
		2	5	μA	-40°C to +125°C	VDD = 1.8V		
		11	18	μA	-40°C to +125°C	VDD = 3.0V		

- Note** 1: Low-Power mode on T1 osc. Low-Power mode is limited to 85°C .
2: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.
3: High-Power mode in T1 osc.
4: A/D converter differential currents apply only in RUN mode. In SLEEP or IDLE mode both the ADC and the FRC turn off as soon as conversion (if any) is complete.

PIC18F26K20/46K20

APPENDIX A: DOCUMENT REVISION HISTORY

Rev A Document (9/2008)

Initial release of this document.

Rev B Document (5/2009)

Updated Errata to new format.

Added Module 5. MSSP Master I²C Mode; Added Module 6. EUSART; Added Module 12. ADC.

Clarifications/Corrections to the Data Sheet:
Removed Modules 1-3.

Rev C Document (6/2009)

Revised Table 1: Silicon DEVREV Values.

Clarifications/Corrections to the Data Sheet: Added Module 1: Electrical Specifications; Added Module 2: Electrical Specifications; Added Module 3 MSSP: Register 17-3 SSPADD; Added Module 4 MSSP: Section 17.4.2 Operation; Added Module 5 MSSP: Figure 17-16 MSSP Block Diagram; Added Module 6 MSSP: Sections 17.4.7.1, 17.4.8, 17.4.9, 17.4.17.1, 17.4.17.2, 17.4.17.3: SSPADD, changing <6:0> to <7:0>.

Rev D Document (3/2010)

Silicon Errata Issues: Added Module 13; Updated Table 2.

Data Sheet Clarifications:

Removed Modules 1-6.

Rev E Document (7/2010)

Removed ADC Work around #2 and changed #3 to #2 (Module 12).

Rev F Document (2/2012)

Updated errata to new format; Added Module 14, Capture/Compare/PWM.

Rev G Document (4/2012)

Added MPLAB X IDE; Added Silicon Revision B6.

Rev H Document (5/2013)

Added Module 15, Low-Voltage Detect and Module 16, Reset (BOR).

Data Sheet Clarifications: Added Module 1, Electrical Characteristics.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.


Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniclient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2008-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

ISBN: 9781620772034

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
= ISO/TS 16949 =

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://www.microchip.com/support>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

Toronto
Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Hangzhou
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189

China - Hong Kong SAR
Tel: 852-2943-5100
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8864-2200
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Osaka
Tel: 81-6-6152-7160
Fax: 81-6-6152-9310

Japan - Tokyo
Tel: 81-3-6880-3770
Fax: 81-3-6880-3771

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955

Taiwan - Kaohsiung
Tel: 886-7-213-7828
Fax: 886-7-330-9305

Taiwan - Taipei
Tel: 886-2-2508-8600
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820