



# **Dual N-Channel 40-V (D-S) MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A)	Q <sub>g</sub> (Typ.)		
40	0.112 at V <sub>GS</sub> = 10 V	6 <sup>a</sup>	2.2 nC		
40	0.171 at V <sub>GS</sub> = 4.5 V	4.9	2.2110		


### **FEATURES**

- · Halogen-free
- TrenchFET<sup>®</sup> Power MOSFET
- New Thermally Enhanced PowerPAK<sup>®</sup> ChipFET<sup>®</sup> Package
  - Small Footprint Area
  - Low On-Resistance
  - Thin 0.8 mm Profile

# Pb-free

ROHS


### PowerPAK ChipFET Dual



Ordering Information: Si5944DU-T1-GE3 (Lead (Pb)-free and Halogen-free)

### **APPLICATIONS**

DC-DC Power Supply



N-Channel MOSFET

N-Channel MOSFET

Parameter	Symbol	Limit	Unit		
Drain-Source Voltage	V <sub>DS</sub>	40	V		
Gate-Source Voltage	$V_{GS}$	± 20			
Continuous Drain Current (T <sub>J</sub> = 150 °C)	$T_{C} = 25 ^{\circ}\text{C}$ $T_{C} = 70 ^{\circ}\text{C}$ $T_{A} = 25 ^{\circ}\text{C}$ $T_{A} = 70 ^{\circ}\text{C}$	I <sub>D</sub>	6 <sup>a</sup> 4.87 3.28 <sup>b, c</sup> 2.63 <sup>b, c</sup>		
Pulsed Drain Current	•	I <sub>DM</sub>	10	Α	
Continuous Source-Drain Diode Current	$T_C = 25 ^{\circ}C$ $T_A = 25 ^{\circ}C$	I <sub>S</sub>	8.33 1.68 <sup>b, c</sup>		
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	5		
Avalanche Energy	2 - 0.111111	E <sub>AS</sub>	1.25	mJ	
Maximum Power Dissipation	$T_{C} = 25 ^{\circ}\text{C}$ $T_{C} = 70 ^{\circ}\text{C}$ $T_{A} = 25 ^{\circ}\text{C}$ $T_{A} = 70 ^{\circ}\text{C}$	P <sub>D</sub>	10 6.4 2.0 <sup>b, c</sup> 1.3 <sup>b, c</sup>	w	
Operating Junction and Storage Temperature Ra	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C		
Soldering Recommendations (Peak Temperature		260	1		

THERMAL RESISTANCE RATINGS							
Parameter		Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 5 s	R <sub>thJA</sub>	52	62	°C/W		
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	15	18	- C/VV		

### Notes:

- a. Package limited.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 5 s
- d. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under Steady State conditions is 110 °C/W.



<b>SPECIFICATIONS</b> $T_J = 25  ^{\circ}C$ , Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	40			V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$			32.6		mV/°C
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA		- 4.7		
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1		3	V
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
	I <sub>DSS</sub>	V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V			- 1	μΑ
Zero Gate Voltage Drain Current		V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			- 10	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \le 5 \text{ V}, V_{GS} = 10 \text{ V}$	10			Α
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.3 A			0.112	+
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 2.6 A		0.137	0.165	Ω
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS} = 20 \text{ V}, I_D = 3.3 \text{ A}$		6.88		S
Dynamic <sup>b</sup>				l		l
Input Capacitance	C <sub>iss</sub>			210		pF
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		33		
Reverse Transfer Capacitance	C <sub>rss</sub>			17		
Total Gate Charge	Qg	$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 3.3 \text{ A}$		4.4	6.6	nC
				2.2	3.3	
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS} = 20 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 3.3 \text{ A}$		1.2		
Gate-Drain Charge	$Q_{gd}$			0.8		
Gate Resistance	$R_g$	f = 1 MHz		2.7	4.1	Ω
Turn-On Delay Time	t <sub>d(on)</sub>			4	6	ns
Rise Time	t <sub>r</sub>	$V_{DD}$ = 20 V, $R_L$ = 7.6 $\Omega$		30	45	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 2.63 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		10	15	
Fall Time	t <sub>f</sub>			6	9	
Turn-On Delay Time	t <sub>d(on)</sub>			12	18	
Rise Time	t <sub>r</sub>	$V_{DD}$ = 20 V, $R_L$ = 9.48 $\Omega$		80	120	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 2.41 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		6	9	
Fall Time	t <sub>f</sub>			8	15	
Drain-Source Body Diode Characteristic	s			•	<b>'</b>	
Continuous Source-Drain Diode Current	I <sub>S</sub>	$T_C = 25  ^{\circ}C$			8.33	Λ.
Pulse Diode Forward Current	I <sub>SM</sub>				10	A
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 3.0 A, V <sub>GS</sub> = 0 V		0.8	1.2	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>			22	33	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			18	27	nC
Reverse Recovery Fall Time	t <sub>a</sub>	$I_F = 3.0 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		19		ns
Reverse Recovery Rise Time	t <sub>b</sub>			3	<b>-</b>	

### Notes:

- a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.








### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




**Gate Charge** 

On-Resistance vs. Junction Temperature


### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







### Source-Drain Diode Forward Voltage







Single Pulse Power, Junction-to-Ambient



\*  $V_{GS} > \mbox{minimum} \ V_{GS}$  at which  $R_{DS(on)}$  is specified


Safe Operating Area








### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Power Dissipation (W)

Document Number: 73683 S-81449-Rev. B, 23-Jun-08


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)}$  = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




### Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?73683">http://www.vishay.com/ppg?73683</a>.


### PowerPAK® ChipFET® DUAL PAD











Backside view of dual pad

	MILLIMETERS			INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.85	0.028	0.030	0.033	
A <sub>1</sub>	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D <sub>2</sub>	1.07	1.20	1.32	0.042	0.047	0.052	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E <sub>2</sub>	0.92	1.05	1.17	0.036	0.041	0.046	
е	0.65 BSC			0.026 BSC			
Н	0.15	0.20	0.25	0.006	0.008	0.010	
K	0.20	-	=	0.008	-	-	
K <sub>1</sub>	0.20	-	=	0.008	-	-	
L	0.30	0.35	0.40	0.012	0.014	0.016	
ECN: C10-0618-Rev. C 10-101-10							


ECN: C10-0618-Rev. C, 19-Jul-10

DWG: 5940

# Z



# RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Dual



Recommended Minimum Pads Dimensions in mm/(Inches)

Note: This is Flipped Mirror Image Pin #1 Location is Top Left Corner

Return to Index



# **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000