

User guide of the stand-alone JTAG/SWD programmer for ARM Cores



Manual Rev. 24

Date: October 19, 2012

Document: UM08007



A product of SEGGER Microcontroller GmbH & Co. KG

www.segger.com

Disclaimer

Specifications written in this document are believed to be accurate, but are not guaranteed to be entirely free of error. The information in this manual is subject to change for functional or performance improvements without notice. Please make sure your manual is the latest edition. While the information herein is assumed to be accurate, SEGGER Microcontroller GmbH & Co. KG (the manufacturer) assumes no responsibility for any errors or omissions. The manufacturer makes and you receive no warranties or conditions, express, implied, statutory or in any communication with you. The manufacturer specifically disclaims any implied warranty of merchantability or fitness for a particular purpose.

Copyright notice

You may not extract portions of this manual or modify the PDF file in any way without the prior written permission of the manufacturer. The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such a license.

© 2012 SEGGER Microcontroller GmbH & Co. KG, Hilden / Germany

Trademarks

Names mentioned in this manual may be trademarks of their respective companies.

Brand and product names are trademarks or registered trademarks of their respective holders.

Contact address

SEGGER Microcontroller GmbH & Co. KG

In den Weiden 11 D-40721 Hilden

Germany

Tel.+49 2103-2878-0 Fax.+49 2103-2878-28 Email: support@segger.com Internet: http://www.segger.com

Revisions

This manual describes the Flasher ARM device.

For further information on topics or routines not yet specified, please contact us.

Revision	Date	Ву	Explanation
23	121019	EL	Chapter "Working with Flasher ARM" * Section "LED status indicator" updated.
23	120626	AG	Chapter "Working with Flasher ARM" * Section "Serial number programming" updated.
22	110927	EL	Chapter "Working with Flasher ARM" * Section "Serial number programming" added.
21	110927	AG	Chapter "Working with Flasher ARM" * Section "Setting up the IP interface" added.
20	110216	AG	Chapter "Working with Flasher ARM" * Section "Supported microcontrollers" updated. * Section "Support of external flashes" updated.
19	101213	ĸN	Chapter "Performance" * Section "Performance of MCUs with internal flash memory" updated

Revision	Date	Ву	Explanation
18	090727	AG	Chapter "Working with Flasher ARM" * Section "Supported microcontrollers" updated. * Section "JTAG speed" removed. * Section "target interfaces" added. Chapter "Remote control" * Section "Overview" updated. Chapter "Performance" * Section "Performance of MCUs with internal flash memory" updated.
17	090616	AG	Chapter "Working with Flasher ARM" * Section "Multiple file support" added.
16	090519	AG	Chapter "Remote control" * Section "ASCII command interface" spelling corrections.
15	090515	AG	Chapter "Remote control" * Section "ASCII command interface" updated.
14	090508	AG	Chapter "Remote control" * Section "ASCII command interface" updated.
13	090506	AG	Chapter "Remote control" * Section "ASCII command interface" updated.
12	090122	AG	Chapter "Working with Flasher ARM" * Section "Supported microcontrollers" updated.
11	090114	AG	Chapter "Working with Flasher ARM" * Section "LED status indicators" upadted.
10	081211	KN	Several corrections.
9	081113	AG	Chapter "Working with Flasher ARM" * Section "Supported microcontrollers" updated.
8	081105	AG	Chapter "Remote control" *Section "ASCII command interface" updated.
7	081031	AG	Chapter "Remote control" * Section "Handshake control" updated. * Section "ASCII command interface" updated.
6	081030	AG	Chapter "Working with Flasher ARM" * Section "Supported microcontrollers" corrected. Chapter "Remote control" * Section "ASCII command interface" updated.
5	080929	AG	Chapter "Working with Flasher ARM" * Section "Supported microcontrollers" updated. Chapter "Working with Flasher ARM" * Section "MSD mode" updated. Chapter "Support and FAQs" * Section "Contacting support" updated. Chapter "Remote control" * Section "ASCII command interface" updated.
4	080926	AG	Chapter "Working with Flasher ARM" * Section "Supported microcontrollers" updated.
3	080912	AG	Chapter "Remote control" added. Chapter "Background information" * Section "Flasher ARM firmware" removed.
2	080827	AG	Several corrections.
1	080820	AG	Several improvements/corrections.
0	071204	AG	Initial version.

About this document

This document describes the Flasher ARM. It provides an overview over the major features of the Flasher ARM, gives you some background information about JTAG, ARM general and describes Flasher ARM related software packages available from Segger. Finally, the chapter *Support and FAQs* on page 53 helps to troubleshoot common problems.

Typographic conventions

This manual uses the following typographic conventions:

Style	Used for						
Body	Body text.						
Keyword	Text that you enter at the command-prompt or that appears on the display (that is system functions, file- or pathnames).						
Reference	Reference to chapters, tables and figures or other documents.						
GUIElement	Buttons, dialog boxes, menu names, menu commands.						

Table 1.1: Typographic conventions



SEGGER Microcontroller GmbH & Co. KG develops and distributes software development tools and ANSI C software components (middleware) for embedded systems in several industries such as telecom, medical technology, consumer electronics, automotive industry and industrial automation.

SEGGER's intention is to cut software developmenttime for embedded applications by offering compact flexible and easy to use middleware, allowing developers to concentrate on their application.

Our most popular products are emWin, a universal graphic software package for embedded applications, and embOS, a small yet efficient real-time kernel. emWin, written entirely in ANSI C, can easily be used on any CPU and most any display. It is complemented by the available PC tools: Bitmap Converter, Font Converter, Simulator and Viewer. embOS supports most 8/16/32-bit CPUs. Its small memory footprint makes it suitable for single-chip applications.

Apart from its main focus on software tools, SEGGER develops and produces programming tools for flash microcontrollers, as well as J-Link, a JTAG emulator to assist in development, debugging and production, which has rapidly become the industry standard for debug access to ARM cores.

Corporate Office: http://www.segger.com

EMBEDDED SOFTWARE (Middleware)



emWin

Graphics software and GUI

emWin is designed to provide an efficient, processor- and display controller-independent graphical user interface (GUI) for any application that operates with a graphical display. Starterkits, eval- and trial-versions are available.

embOS

Real Time Operating System

embOS is an RTOS designed to offer the benefits of a complete multitasking system for hard real time applications with minimal resources. The profiling PC tool embOSView is included.

emFile File system

emFile is an embedded file system with FAT12, FAT16 and FAT32 support. emFile has been optimized for minimum memory consumption in RAM and ROM while maintaining high speed. Various Device drivers, e.g. for NAND and NOR flashes, SD/MMC and CompactFlash cards, are available.

emUSB USB devic



USB device stack A USB stack designed t

A USB stack designed to work on any embedded system with a USB client controller. Bulk communication and most standard device classes are supported.

United States Office:

http://www.segger-us.com

SEGGER TOOLS

Flasher

Flash programmer Flash Programming tool primarily for microcontrollers.

J-Link

JTAG emulator for ARM cores USB driven JTAG interface for ARM cores.

J-Trace

JTAG emulator with trace

USB driven JTAG interface for ARM cores with Trace memory. supporting the ARM ETM (Embedded Trace Macrocell).

J-Link / J-Trace Related Software

Add-on software to be used with SEGGER's industry standard JTAG emulator, this includes flash programming software and flash breakpoints.



Table of Contents

1	Introducti	on	9
	1.1 1.1.1 1.1.2 1.2 1.2.1 1.2.2	Flasher ARM overview Features of Flasher ARM Working environment Specifications Specifications for Flasher ARM Flasher ARM Download speed	. 10 . 10 . 11 . 11
2	Working	with Flasher ARM	
	2.1 2.1.1 2.2 2.2.1 2.2.2 2.2.3 2.3 2.4 2.4.1 2.4.2 2.4.3 2.4.4 2.4.5 2.4.6 2.5 2.6 2.7 2.8	Setting up the IP interface Connecting the first time Operating modes	.14 .15 .19 .21 .22 .23 .23 .24 .25 .25 .27 .28 .29
3	Remote c	control	.31
	3.1 3.2 3.3 3.3.1 3.3.2 3.3.3 3.3.4 3.3.5	Overview Handshake control ASCII command interface Introduction General command and reply message format Communication port settings Commands to Flasher Reply from Flasher ARM	. 33 . 34 . 34 . 34 . 34 . 34 . 34
4	Performa	nce	.41
	4.1	Performance of MCUs with internal flash memory	. 42
5	Hardware)	
	5.1 5.1.1 5.1.2 5.1.3 5.2 5.2.1 5.3	JTAG Connector Pinout Target board design for JTAG Target power supply Using the JTAG connector with SWD Pin Out RESET, nTRST	. 44 . 45 . 45 . 46 . 46

	5.4 5.4.1 5.4.2 5.5	Adapters J-Link JTAG Isolator Pinout How to determine the hardware version	. 48
6	Backgrou	Ind information	.51
	6.1 6.1.1 6.1.2 6.1.3	Flash programming How does flash programming via Flasher ARM work ? Data download to RAM Available options for flash programming	. 52 . 52
7	Support a	and FAQs	.53
	7.1 7.2	Contacting support Frequently Asked Questions	. 54 . 55
8	Glossary		.57
9	Literature	and references	.61

Chapter 1 Introduction

This chapter gives a short overview about the Flasher ARM.

1.1 Flasher ARM overview

Flasher ARM is a programming tool for microcontrollers with on-chip or external Flash memory and ARM core. Flasher ARM is designed for programming flash targets with the J-Flash software or stand-alone. In addition to that Flasher ARM has all of the J-Link functionality. For more information about J-Link please refer to the *J-Link / J-Trace User Guide* which can be downloaded at *http://www.segger.com*.

Flasher ARM connects via USB or via RS232 interface to a PC, running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. Flasher ARM has a built-in 20-pin JTAG connector, which is compatible with the standard 20-pin connector defined by ARM.

1.1.1 Features of Flasher ARM

- Three boot modes: J-Link mode, stand-alone mode, MSD mode
- Stand-alone JTAG programmer (Once set up, Flasher can be controlled without the use of PC program)
- No power supply required, powered through USB
- Support for ARM7/ARM9/Cortex-M3
- Supports internal and external flash devices
- 64 MB memory for storage of target program
- Can be used as J-Link (JTAG emulator) with a download speed of up to 720 Kbytes/second
- Programming speed between 30-300 Kbytes/second depending on target hardware
- Serial in target programming supported
- Data files can updated via J-Flash
- Target interface: JTAG/SWD

1.1.2 Working environment

General

Flasher ARM can be operated from a PC with an appropriate software like J-Flash or in stand-alone mode.

Host System

IBM PC/AT or compatible. CPU: 486 (or better) with at least 182MB of RAM, running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. It needs to have an USB or RS232 interface available for communication with Flasher ARM.

Power supply

Flasher requires 5V DC, min. 100mA via USB connector. If USB is not connected, the USB connector is used to power the device. Supply voltage is the same in this case. Please avoid excess voltage.

Installing Flasher ARM PC-software J-Flash

The latest version of the J-Flash software, which is part of the J-Link software and documentation package, can be downloaded from our website: *http://www.segger.com*. For more information about using J-Flash please refer to the *J-Flash User Guide* which is also available for download on our website.

1.2 Specifications

1.2.1 Specifications for Flasher ARM

Power Supply	USB powered, 100mA for Flasher ARM. 500mA if target is powered by Flasher ARM
USB Host Interface	USB 2.0, full speed
RS232 Host Interface	RS232 9-pin
Target Interface	JTAG 20-pin (14-pin adapter available)
Max. JTAG Transfer Rate	up to 12 MHz
Supported Target Voltage	1.8 - 5V
Target supply voltage	5V
Target supply current	Max. 400mA
Operating Temperature	+5°C +60°C
Storage Temperature	-20°C +65 °C
Relative Humidity (non-condensing)	<90% rH
Size (without cables)	121mm x 66mm x 30mm
Weight (without cables)	120g
Supported OS	Microsoft Windows 2000 Microsoft Windows XP Microsoft Windows XP x64 Microsoft Windows 2003 Microsoft Windows 2003 x64 Microsoft Windows Vista Microsoft Windows Vista x64

Table 1.1: Flasher ARM specifications

1.2.2 Flasher ARM Download speed

The following table lists Flasher ARM performance values (Kbytes/second) for writing to memory (RAM) via the JTAG interface:

Hardware	ARM7 <i>Memory</i> download
Flasher ARM Rev. 1	720 Kbytes/s (12MHz JTAG)
Table 1 2: Download cree	ad differences between ba

Table 1.2: Download speed differences between hardware revisions

Note: The actual speed depends on various factors, such as JTAG, clock speed, host CPU core etc.

Chapter 2 Working with Flasher ARM

This chapter describes functionality and how to use Flasher ARM.

2.1 Setting up the IP interface

Since hardware version 3 Flasher ARM comes with an additional Ethernet interface to communicate with the host system. These Flashers also come with a built-in webserver which allows some basic setup of the emulator, e.g. configuring a default gateway which allows using it even in large intranets.

2.1.1 Connecting the first time

When connecting Flasher the first time, it attempts to acquire an IP address via DHCP. The recommended way for finding out which IP address has been assigned to Flasher ARM is, to use the J-Link Configurator. The J-Link Configurator is a small GUIbased utility which shows a list of all emulator that are connected to the host PC via USB and Ethernet. For more information about the J-Link Configurator, please refer to *UM08001, J-Link / J-Trace User Guide*, chapter *Setup*, section *J-Link Configurator*. The setup of the IP interface of Flasher ARM is the same as for other emulators of the J-Link family. For more information about how to setup the IP interface of Flasher ARM, please refer to *UM08001, J-Link / J-Trace User Guide*, chapter *Setup*, section *Setting up the IP interface*. For more information about how to use Flasher ARM via Ethernet or prepare Flasher ARM via Ethernet for stand-alone mode, please refer to *Operating modes* on page 15.

2.2 Operating modes

Flasher ARM is able to boot in 3 different modes:

- J-Link mode
- Stand-alone mode
- MSD (Mass storage device) mode

If Flasher ARM can enumerate on the USB port, Flasher ARM boots in "J-Link mode". In this mode Flasher ARM can be used as a J-Link. When supply power is enabled and Flasher ARM cannot enumerate, the "stand-alone mode" is started. In this mode Flasher ARM can be used as a stand-alone flash programmer. When the Start/Stop button is kept pressed when power supply is enabled, Flasher ARM boots in "MSD mode". In this mode Flasher ARM boots as a mass storage device.

2.2.1 J-Link mode

When you want to use Flasher ARM for the first time you need to install the J-Link ARM related software and documentation pack. After installation, connect Flasher ARM to the host PC via USB. For more information about how to install the J-Link ARM related software and documentation pack please refer to the *J-Link / J-Trace User Guide, chapter Setup* which can be downloaded from *http://www.segger.com/* download_jlink.html.


2.2.1.1 Connecting the target system

Power-on sequence

In general, Flasher ARM should be powered on before connecting it with the target device. That means you should first connect Flasher ARM with the host system via USB / RS232 and then connect Flasher ARM with the target device via JTAG. Poweron the device after you connected Flasher ARM to it. Flasher ARM will boot in "J-Link mode".

Verifying target device connection with J-Link.exe

If the USB driver is working properly and your Flasher ARM is connected with the host system, you may connect Flasher ARM to your target hardware. Then start the J-Link command line tool JLink.exe, which should now display the normal Flasher ARM related information and in addition to that it should report that it found a JTAG target and the target's core ID. The screenshot below shows the output of JLink.exe.



2.2.1.2 Setting up Flasher ARM for stand-alone mode

In order to set up Flasher ARM for the stand-alone mode it needs to be configured once using the J-Flash software. For more information about J-Flash, please refer to the *J-Flash User Guide*. After starting J-Flash, open the appropriate J-Flash project

CHAPTER 2

for the target Flasher ARM shall be configured for, by selecting **File** -> **Open Project**. If J-Flash does not come with an appropriate sample project for the desired hardware, a new project needs to be created by selecting **File** -> **New Project**.

After the approriate project has been opened / created, the data file which shall be programmed needs to be loaded, by selecting **File** -> **Open**. After this J-Flash should look like in the screenshot below.

10.20	sh ARM V3.90 - [C:\Prog Target Options Window		5er\jl	nkARN	1_¥39	90\5	ampl	es\J	Flash	\Proj	jectFi	iles\	AT91	SAM	1752	56.jfl	ash]		- 🗆 ×
		Test data	(abad b		la ab ì													
					·	_												<u></u>	
Name	Value	Address: 0x10	00000	x1	<u>x2</u>	×4													
Connection	USB [Device 0]	Address	0	1 2	3	4	5	6	2	8	9	A	В	С	D	E	F	ASCII	
Target interface	JTAG	100000		0 00		FE	FF	FF	EA			FF	EA	FE	FF	FF	EA	10011	— <u>-</u>
Init JTAG speed	30 kHz	100010	FE F			06	00	ÔÔ				FF	EA		FF	FF	EA		
JTAG speed	4000 kHz	100020		0 A0		01	70	87	E2	01		86	E2	FD	FF	FF	ĒA	.`n`	
TAP number	<not used=""></not>	100030	ØC Ø			ØD	00	00	00	ØĒ		00	00	ØF	00	00			
IR len	<not used=""></not>	100040	10 0	0 00	00	11	00	00	00	12		00	00	13	00	00	00		
	<110C03602	100050	14 0	0 00	00	15	00	00	00	16	00	00	00	17	00	00	00		
мси	Atmel AT91SAM7S256	100060	18 0	0 00	00	19	00	00	00	1A	00	00	00	1B	00	00	00		
Clock speed	47923200 Hz	100070	10 0	0 00	00	1D	00	00	00	1 E	00	00	00	1F	00	00	00		
Endian	Little	100080	20 0	0 00	00	21	00	00	00	22	00	00	00	23	00	00	00		
Check core Id	Yes	100090	24 0	0 00	00	25	00	00	00	26	00	00	00	27	00	00	00	\$%&'.	
Core Id	0x3F0F0F0F	1000A0		0 00		29	00	00	00	2A		00	00	2B	00	00		()*+.	
Use target RAM	Yes	1000B0		0 00		2D	00					00	00	2F	00	00		,/.	
RAM address	0x200000	100000		0 00		31	00	00	00	32		00	00	33	00	00			
RAM size	64 KB	1000D0 1000E0		0 00 0 00		35 39	00 00	00 00		36 3A		00 00	00 00	37 3B	00 00	00 00		4567.	
Flash memory	AT91SAM7S256 inter	1000F0	30 0			3D	00		00			00	00	ЗF	00	00			
Manufacturer	Atmel	100100	40 0	0 00	00	41	00	00	00	42	00	00	00	43	00	00	00	@ABC.	
Size	256 KB	100110] 4 4 Ø	0 00	00	45	00	00	00	46	00	00	00	47	00	00	00	DEFG.	
Flash Id	0x0	100120		0 00		49	00	00		4A		00	00	4B	00	00	00		
Check flash Id	No	100130		0 00		4D	00					00	00	4F	00	00		LMN0.	
Base address	0x100000	100140		0 00		51	00	00	00	52		00	00	53	00	00			
Organization	32 bits x 1 chip	100150		0 00		55	00	00	00	56		00	00	57	00	00		TVVW.	
		100160		0 00		59	00	00		5A		00	00	5B	00	00		XYZ[.	
		100170		0 00 0 00		5D 61	00 АА	00 00			00 00	00 АА	00 00	5F 63	00 00	00 ЮЙ		`abc.	·· 🚽
LOG		100100	100 0	0 00	00	01	00	00	00	02	00	00	00	00	00	00	00		
Close project		_																_	
Project closed																			<u> </u>
	C:\Program Files\SEGGEF	ULinkARM V3	0\Same	les/JFla	ash\Pr	ojectF	iles∖4	\DuCi	7020.1	flash1									
- Project opened si																			
Close project																			
Project closed																			_
Dpening project file [C:\Program Files\SEGGER\JLinkARM_V390\Samples\JFlash\ProjectFiles\AT91SAM7S256.jflash]																			
- Project opened successfully Senerating test data																			
arenerating test data 1024 of 1024 sectors selected, 1 range, 0x100000 · 0x13FFFF																			
Test data general	ted successfully. (262144 by	ites, 1 range) - Ci	ompleted	after 0	130 s	ec													
Sector Sector Sector																			•
4																			▶ ///
Ready																			
/																		J	

Before downloading the configuration (project) and program data (data file) to Flasher ARM, the connection type (USB/IP) needs to be selected in the project. These settings are also saved on a per-project basis, so this also only needs to be setup once per J-Flash project. The connection dialog is opened by clicking **Options** -> **Project settings** -> **General**.

roject settings	? ×
General Target Interface CPU Fla	J-Flash-ARM is a software for J-Link ARM. It requires a license, which can be obtained from SEGBER (www.segger.com). This software is capable of programming the flash memory of several ARM micros, as well as external Flash connected to ARM cores. Connection to J-Link © USB Device 0 © USB SN 0 Select © ICP/IP
User interface <u>m</u> ode © <u>E</u> ngineering (More options, typical © <u>S</u> implified (Less options, typically	

The connection dialog allows the user to select how to connect to Flasher ARM. When connecting to a Flasher via TCP/IP it is not mandatory to enter an IP address. If the field is left blank and **File->Download to programmer** is selected, an emulator selection dialog pops up which shows all Flasher which have been found on the network. The user then can simply select the Flash he wants to download the configuration to.

SEGGER J-Link - Emulator selec	tion:					×
	Plea	se select the emulator you	u want to con	nect to:		
	#	Product	Nickname	SN	IP address	
	0	Flasher PPC V1.00		421000000	192.168.4.73	
	1	Flasher ARM V3.00		163000100	192.168.4.32	
	2	J-Link ARM-Pro V3.00		173001057	192.168.7.1	
	3	J-Link ARM-Pro V3.00		173001052	192.168.7.7	
A A	4	J-Link ARM-Pro V3.00		173001042	192.168.8.6	
11.10	5	J-Link ARM-Pro V3.00		173001043	192.168.8.2	1
jdink	6	J-Link ARM-Pro V3.00		173001053	192.168.7.3	
() warmen	7	J-Link ARM-Pro V3.00		173001045	192.168.8.5	
	8	J-Link ARM-Pro V3.00		173001051	192.168.7.5	
	9	J-Link ARM-Pro V3.00		173001046	192.168.4.253 192.168.7.4	
~	11	J-Link ARM-Pro V3.00 J-Link ARM-Pro V3.00		173001054 173001050	192.168.6.1	1
	Li i	J-LINK ANM-PIU V 3.00		173001030	132.100.0.1	4
	Ľ					
					OK Cancel	
1						

In order to download the configuration and program data to the Flasher, simply select
File -> Download to programmer.

The J-Flash log window indicates that the download to the emulator was successful.

	sh ARM ¥3.90 - [C:\Prog		GER\	JLink	ARM	V 39	0\Sa	ample	es\JI	Flash	\Pro	jectF	iles\	AT9	ISAM	1752	56.jfl	ash]			-	. 🗆 ×
<u>File E</u> dit <u>V</u> iew	Target Options Window																					
Research - ATS	915AM75256 💶 🗙	<mark>3</mark> Test data	(ger	nerat	ed by	J-Fl	ash)	*													_	
Name	Value	Address: 0x10	00000	-	x1	x2	×4															
Connection	USB [Device 0]		0	1				F	-	-	0	9	•	n	0	D	E	17	ACCLI			
Target interface	JTAG	Address 100000	0 06	00	2	3 EA	4 FE	5 FF	6 FF	EA	8 FE	FF	A FF	B EA	C FE	D FF	E FF	F	ASCII			
LA ITAC	20111-	100010	FE		FF		Г£ 06	гг 00	гг 00	сн 94	FE	FF	FF	EA	FE	FF	FF	EA		• • • •		
Init JTAG speed JTAG speed	30 kHz 4000 kHz	100020	00					70		E2	01		86		FD		FF	EA		 n		-
TAP number	4000 KHZ <not used=""></not>	100030	ØC				ØD	00	00	ดีดี	ØĒ	00	00	00	ØF	ÔÔ	00	00		P		
IR len	<not used=""></not>	100040	10			00			00	00	12	00	00		13		00	00				2
	Khot useuz	100050	14	00			15	00	00	00	16	00	00	00		00	00	00				
мси	Atmel AT91SAM7S256	100060	18	00	00	00	19	00	00	00	18	00	00	00	1B	00	00	00				
Clock speed	47923200 Hz	100070	10				1 D	00	00	00	1 E	00	00	00	1F	00	00	00				
Endian	Little	100080	20				21	00	00	00	22	00	00	00		00	00	00			#	
Check core Id	Yes	100090	24				25	00	00	00	26	00	00	00	27	00	00	00		&		-
Core Id	0x3F0F0F0F	1000A0	28	00			29	00	00	00	2A	00	00	00	2B	00	00	00	<>	•••*	+	•
Use target RAM	Yes	1000B0	20				2D	00	00	00	2E	00	00	00	2F	00	00	00	<i></i>		/	-
RAM address	0x200000	100000	30	00			31		00	00	32	00	00	00		00	00	00			3	
RAM size	64 KB	1000D0	34				35		00	00	36	00	00	00		00	00	00			7	-
		1000E0	38	00			39		00	00	3A	00	00	00		00	00	00		· · · ÷	· · · į · ·	-
Flash memory	AT91SAM7S256 inter	1000F0	30				3D		00	00	3E	00	00	00		00	00	00		···-2	?	-
Manufacturer	Atmel	100100	40				41		00	00		00	00		43		00		QA			
Size	256 KB	100110	44				45		00	00		00	00		47	00	00	00		F	G	-
Flash Id	0x0	100120	48 4C	00 00			49 4D		00 00	00 00	4A	00	00		4B		00		HI		· · · K · ·	-
Check flash Id	No	100130	4C 50			00 00			00 00		4E 52	00 00	00 00		4F 53	00 00	00 00	00	P0			
Base address	0x100000	100140	54				55		00 00	00 00		00 00	00 00		53		00 00		F4			
Organization	32 bits x 1 chip	100150	58	00			55 59		00	00		00	00		5B				XY		w r	•
L		100170	50	00			57 5D		00		5E	00	00		5 B	00	00	00				-
		100180			00																<u>c</u>	- -
,		100100	100			00		00			01				00							
10020																						
- Project opened s																						
	Jpening data file (C:\s256.hex)																					
Data file opened successfully (181703 bytes, 1 range, CRC = 0xE4CF2E2C)																						
Generating test data • 1024 of 1024 sectors selected, 1 range, 0x100000 • 0x13FFFF																						
Test data generated successfully. (262144 bytes, 1 range) - Completed after 0.114 sec																						
townloading files to emulator																						
 Downloading "Fla 	Downloading "Flasher.dat" (266240 bytes)																					
	- File downloaded successfully																					
	Downloading "Flasher.cfg" (2048 bytes) - File downloaded successfully																					
- File downloade	- nie downioaded successfuij																					
4																						Þ //
leady																						
eauy																						/

From now on, Flasher ARM can be used in stand-alone mode (without host PC interaction) for stand-alone programming.

2.2.2 Stand-alone mode

Before Flasher ARM can be used in stand-alone mode it needs to be configured once. For more information about how to setup Flasher ARM for stand-alone mode, please refer to *Setting up Flasher ARM for stand-alone mode* on page 15. To boot Flasher ARM in the "stand-alone mode", only the power supply to Flasher ARM has to be enabled (Flasher ARM should not be connected to a PC). In the "stand-alone mode" Flasher ARM can be used as a stand-alone flash programmer.

Note: Flasher ARM can only program the target device it was configured for. In order to program another target device, you have to repeat the steps described in *Setting up Flasher ARM for stand-alone mode* on page 15.

2.2.2.1 LED status indicators

Progress and result of an operation is indicated by Flasher ARM's LEDs:

#	Status of LED	Meaning
0	GREEN high frequency blinking (On/Off time: 50ms => 10Hz)	Flasher ARM is waiting for USB enumeration or ethernet link. As soon as USB has been enumerated or ether- net link has been established, the green LED stops flashing and is switched to constant green. Flasher goes to state #1 as soon as a #START command has been received via the ASCII inter- face or the Start button has been pushed.
1	GREEN constant	Connection to target.
2	GREEN slow blinking	 Flashing operation in progress: Erasing (slow blinking on/off time: 80ms => 6.25 Hz) Programming (slow blinking on/off time: 300ms => ~1.67 Hz) Verifying (slow blinking, on/off time: 100ms => 5 Hz)
3	GREEN constant	Operation successful. Goes back to state #0 automatically.
4	RED constant	Operation failed. Goes back to state #0 auto- matically but red LED remains on until state #1 (next programming cycle) is entered again.

Table 2.1: Flasher ARM LEDs

2.2.3 MSD mode

When pressing the Start/Stop button of Flasher ARM while connecting it to the PC, Flasher ARM will boot in the "MSD mode". This mode can be used to downdate a Flasher ARM firmware version if a firmware update did not work properly and it can be used to configure Flasher ARM for the "stand-alone mode", without using J-Flash. If Flasher ARM has been configured for "stand-alone mode" before, there will be four files on the MSD, FLASHER.CFG, FLASHER.DAT, FLASHER.LOG, SERIAL.TXT.

FLASHER.CFG FLASHER.DAT FLASHER.LOG SERIAL.TXT

FLASHER.CFG contains the configuration settings for programming the target device and FLASHER.DAT contains the data to be programmed. FLASHER.LOG contains all logging information about the commands, performed in stand-alone mode. The SERIAL.TXT contains the serial number, which will be programmed next. Currently, J-Flash does not support to configure Flasher ARM for automated serial number programming.

If you want to configure multiple Flasher ARM for the same target you do not have to use J-Flash all the time. It is also possible to copy the FLASHER.CFG and the FLASHER.DAT files from a configured Flasher ARM to another one. To copy these files boot Flasher ARM in "MSD mode".

2.3 Multiple File Support

It is also possible to have multiple data files and config files on Flasher ARM, to make Flasher ARM more easy to use in production environment. To choose the correct configuration file and data file pair, a FLASHER.INI file is used. This init file contains a [FILES] section which describes which configuration file and which data file should be used for programming. A sample content of a FLASHER.INI file is shown below:

[FILES]
DataFile = "Flasher1.dat"
ConfigFile = "Flasher1.cfg"

Using this method all configuration files and data files which are used in the production only have to be downloaded once. From there on a configuration file / data file pair can be switched by simply replacing the FLASHER.INI by a new one, which contains the new descriptions for the configuration file and data file. The FLASHER.INI can be replaced in two ways:

- 1. Boot Flasher ARM in MSD mode in order to replace the FLASHER.INI
- If Flasher ARM is already integrated into the production line, runs in stand-alone mode and can not be booted in other mode: Use the file I/O commands provided by the ASCII interface of Flasher ARM, to replace the FLASHER.INI. For more information about the file I/O commands, please refer to *File I/O commands* on page 36.

2.4 Serial number programming

Flasher ARM supports programming of serial numbers. In order to use the serial number programming feature, the J-Flash project to be used as well as some files on the Flasher (depending on the configuration) need to be configured first.

In general, Flasher supports two ways of programming a serial number into the target:

- 1. Programming continuous serial numbers. Serial number is 1-4 bytes in size. Start serial number, increment, serial number size and address is configured in the J-Flash project.
- 2. Programming custom serial numbers from a serial number list file. Start line into serial number list file to get next serial number bytes, line increment, serial number size and address is configured in J-Flash project. Serial number list file needs to be specified and created by user.

In the following some generic information how to setup Flasher ARM & the J-Flash project for serial number programming are given.

Note: Full serial number programming support has been introduced with V4.51d of the J-Flash software and the Flasher ARM firmware that comes with it.

Note: Currently, programming of serial numbers is only supported for standalone mode. Future versions of J-Flash may also support serial number programming in J-Link mode.

2.4.1 Serial number settings

In order to enable the programming of serial numbers in stand-alone mode, the J-Flash project has to be configured to enable programming a serial number at a specific address. This is done by enabling the **Program serial number** option as shown in the screenshot and table below:

Project settings	?
General Target Interface CPU Flash	Production Production mode Voltage threshold 3000 mV Delay before start 500 ms
	Len 4 ment 1
Image: Verify Sectors if not blank Image: Verify CRC Image: Verify CRC Image: Secure chip Start application	•
[OK Cancel Apply

Setting	Meaning
Address	The address the serial number should be programmed at.
	The length of the serial number (in bytes) which should be programmed.
Len	If no serial number list file is given, J- Flash allows to use a 1-4 byte serial number. In case of 8 is selected as length, the serial number and its comple- mentary is programmed at the given address.
	In case a serial number list file is given, Flasher ARM will take the serial number bytes from the list file. If a serial number in the list file does not define all bytes of Len, the remaining bytes are filled with 0s. No complements etc. are added to the serial number.
	In case no serial number list file is given, Next SN is next serial number which should be programmed. The serial number is always stored in lit- tle endian format in the flash memory.
Next SN	In case a serial number list file is given, Next SN describes the line of the serial number list file where to read the next serial number bytes from. Flasher ARM starts counting with line 0, so in order to start serial number programming with the first line of the SNList.txt, Next SN needs to be set to 0.
Increment	Specifies how much Next SN is incremented.

Table 2.2: Flasher ARM serial number settings

2.4.2 Serial number file

When selecting **File -> Download serial number file to Flasher**, J-Flash will create a Serial number file named as <JFlashProjectName>_Serial.txt. This file is downloaded as SERIAL.TXT on Flasher ARM. The file is generated based on the serial number settings in the J-Flash project and will contain the value defined by the Next SN option. The serial number file can also be manually edited by the user, since the serial number is written ASCII encoded in the SERIAL.TXT file.

2.4.3 Serial number list file

In order to program custom serial numbers which can not be covered by the standard serial number scheme provided by J-Flash (e.g. when programming non-continuous serial numbers or having gaps between the serial numbers), a so called serial number list file needs to be created by the user.

When selecting **File-> Download serial number file to Flasher**, J-Flash will look for a serial number list file named as <JFlashProjectName>_SNList.txt in the directory where the J-Flash project is located. This file is downloaded as SNList.txt on Flasher ARM. The serial number list file needs to be created manually by the user and has the following syntax:

- One serial number per line
- Each byte of the serial number is described by two hexadecimal digits.

Example

A 8-byte serial number should be programmed at address 0x08000000.

It should be programmed as follows in the memory:

0x08000000: 0x01 0x02 0x03 0x04 0x55 0x66 0x77 0x88

The serial number list file should look as follows:

0102030455667788

Test_SNList.txt - Notepad		
<u>F</u> ile <u>E</u> dit F <u>o</u> rmat <u>V</u> iew	<u>H</u> elp	
0102030455667788 0102030455667789		^
010203045566778A		
010203045566778B 010203045566778C		
010203045566778D 010203045566778E		
010203045566778F		
0102030455667790 0102030455667791		
0102030455667792 0102030455667793		
0102030455667794		
0102030455667795		
		Ψ.

The number of bytes to read per line is configured via the Len option in J-Flash. For more information, please refer to *Serial number settings* on page 22.

Which line Flasher ARM will read at the next programming cycle, is configured via the Next SN option in J-Flash. For more information, please refer to *Serial number settings* on page 22. In this case Next SN needs to be set to 0, since programming should be started with the serial number bytes defined in the first line of the file.

Note: If the number of bytes specified in a line of the serial number list file is less than the serial number length defined in the project, the remaining bytes filled with 0s by Flasher ARM.

Note: If the number of bytes specified in a line of the serial number list file is greater than the serial number length defined in the J-Flash project, the remaining bytes will be ignored by Flasher ARM.

2.4.4 **Programming process**

Flasher ARM will increment the serial number in SERIAL.TXT by the value defined in Increment, after each successful programming cycle.

For each programming cycle, the FLASHER.LOG on the Flasher is updated and contains the value from SERIAL.TXT that has been used for the programming cycle. **Note:** The serial number in SERIAL.TXT will also be incremented in case if serial number programming is disabled, to make sure that for the Flasher ARM logfile there is a reference which programming cycle passed and which not. As long as serial number programming has not been enabled in the J-Flash project, Flasher ARM does not merge any serial number data into the image data to be programmed.

2.4.5 Downloading serial number files to Flasher ARM

Downloading the serial number files needs to be done explicitly by selecting **File-> Download serial number file to Flasher**. Please note that the **File -> Download config & data file to Flasher** option does only download the configuration and data file to Flasher ARM since usually the current serial number used for programming shall not be reset/overwritten when just updating the image Flasher ARM shall program.

2.4.6 Sample setup

In the following a small sample is given how to setup Flasher ARM for serial number programming. In the following sample, 4-byte serial numbers starting at 1234567 (0x12D687) shall be programmed at address 0x08001000.

Defining serial number address, length and start value

In the J-Flash project the following needs to be defined:

- Address is 0x08001000
- Next SN is 1234567
- Increment is 1
- Len is 4 (bytes)

Project settings	?
General Target Interface CPU Flash	Production Production mode Voltage threshold 3000 mV Delay before start 500 ms
Address 08001000 Next SN 1234567 Incre	Len 4
✓ Erase Sectors if not bland ✓ Program ✓ Yerify CRC □ Secure chip □ Start application	k v
	OK Cancel Apply

Downloading configuration, data and serial number to Flasher ARM.

After setting up the rest of the configuration (Target interface etc.) and selecting an appropriate data file, the configuration, data and serial number file is downloaded into Flasher ARM via the **File -> Download config & data file to Flasher** and **File-> Download serial number file to Flasher** option.

SEGGER J-Flash ARM V4.51c (beta) - [C:\Te	mp\SerialNum	nberTest\STM32ZE_Test.jflash *]
<u>File Edit View Target Options Windo</u>	w <u>H</u> elp	
Open data file	Ctrl+0	alNumberTest\Test.mot
Merge data file		000 x1 x2 x4
Save data file	Ctrl+S	1 2 3 4 5 6 7 8 9 A B C D E F ASCII
Save data file <u>a</u> s		8 00 00 00 01 00 00 00 02 00 00 00 03 00 00 00 8 00 00 05 00 00 00 00 00 00 00 00 00 00
New project		3 00 00 00 09 00 00 00 0A 00 00 0B 00 00 00
Op <u>e</u> n project		C 00 00 00 0D 00 00 00 0E 00 00 0F 00 00 00 0 00 00 01 10 00 00 12 00 00 01 13 00 00 00
Sa <u>v</u> e project		1 00 00 00 15 00 00 00 16 00 00 00 17 00 00 00
Save p <u>r</u> oject as		C 00 00 00 1D 00 00 00 1E 00 00 00 1F 00 00 00
<u>C</u> lose project		0 00 00 00 21 00 00 02 22 00 00 00 23 00 00 00
Save Flasher config file		3 00 00 00 29 00 00 00 2A 00 00 00 2B 00 00 00 ()*+
Save Flasher data file		ס פון 00 00 31 00 00 00 32 00 00 00 33 00 00 00 0123
Download config & data file to Flasher		1 00 00 35 00 00 00 36 00 00 00 37 00 00 00 4567 8 00 00 00 39 00 00 00 36 00 00 00 38 00 00 00 89
Download serial number file to Flasher		C 00 00 00 3D 00 00 00 3E 00 00 3F 00 00 00 <=
Expor <u>t</u> setup file		1 00 00 00 15 00 00 00 46 00 00 47 00 00 00 DEFG
Export MCU device list		: 00 00 00 4D 00 00 00 4E 00 00 00 4F 00 00 00 LMNO
Export flash device list		0 00 00 00 51 00 00 00 52 00 00 00 53 00 00 0 PQRS 1 00 00 00 55 00 00 00 56 00 00 57 00 00 00 TUV 3 00 00 05 90 00 00 56 00 00 00 58 00 00 00 XYZ[
Recent <u>F</u> iles	•	C 00 00 00 5D 00 00 00 5E 00 00 00 5F 00 00 00 \]^
Recent <u>P</u> rojects	•	
Exit	Alt+F4	it.flash]
- New project created successfully Saving project file [C:\Work\JLinkARM\Output\De	hua\Defaultifla	
 Project saved successfully 	oug toolduit.jiid	lei i j
Close project - Project closed		
Opening project file [C:\Temp\SerialNumberTest\S - Project opened successfully	TM32ZE_Test.j	flash] ≡
Opening data file [C:\Temp\SerialNumberTest\Tes - Data file opened successfully (512 bytes, 1 range	t.mot] CBC = 0xE31E	528F7)
este liis opened decourding (one bytes, mange	,	, ·
*		
Download current configuration to programme	er	

After downloading the serial number to Flasher ARM, J-Flash also created the <JFlashProjectName>_Serial.txt.

Date modified	Туре	Size
Date modified	Туре	Size
25/06/2012 19:34	JFLASH File	3 KB
26/06/2012 13:57	Text Document	1 KB
25/06/2012 19:32	MOT File	2 KB
	26/06/2012 13:57	26/06/2012 13:57 Text Document

Now Flasher ARM is prepared to program the 8-byte serial number.

2.5 Target interfaces

Since Flasher ARM is compatible to J-Link it also supports the same target interfaces. Currently the following target interfaces are supported:

- JTAG
- SWD

For more information about the target interfaces itself and the maximum speeds that can be used for each target interface, please refer to UM08001, chapter "Working with J-Link and J-Trace", section "JTAG interface" and UM08001, chapter "Working with J-Link and J-Trace", section "SWD interface".

Note: Flasher ARM currently does not support SWO.

2.6 Supported microcontrollers

Flasher ARM supports download into the internal flash of a large number of microcontrollers. The number of supported devices is steadily growing, so you can always find the latest list of supported devices on our website:

http://www.segger.com/supported-devices.html

2.7 Support of external flashes

In general Flasher ARM supports programming of external flashes. These flashes can be

- parallel NOR flash
- serial NOR flash
- NAND flash
- DataFlash

If the parallel NOR flash device which is used is not CFI-compliant you have to select the flash device in J-Flash explicitly, for a list of all parallel NOR flash devices which can be explicitly selected in J-Flash, please refer to *UM08003*, *J-Flash User Guide*, chapter *Supported Flash Devices*. For serial NOR flash, NAND flash and DataFlash devices a custom RAMCode is needed since the connection of the flash to the CPU differs from device to device. The J-Flash software comes with sample projects for custom RAMCodes. For a complete list of all custom RAMCode projects which come with the J-Flash software, please refer to: *http://www.segger.com/supporteddevices.html*

2.8 Supported ARM Cores

Flasher ARM has been tested with the following cores, but should work with any ARM7/9, Cortex-M0/M1/M3 core. If you experience problems with a particular core, do not hesitate to contact Segger.

- ARM7TDMI (Rev 1)
- ARM7TDMI (Rev 3)
- ARM7TDMI-S (Rev 4)
- ARM920T
- ARM922T
- ARM926EJ-S
- ARM946E-S
- ARM966E-S
- Cortex-M0
- Cortex-M1
- Cortex-M3
- Cortex-M4

Chapter 3 Remote control

This chapter describes how to control Flasher ARM via the 9-pin serial interface connector.

3.1 Overview

There are 3 ways to control Flasher ARM operation:


- Manual: Programming operation starts when pressing the button. The LEDs serve as visible indication.
- Via Handshake lines: 3 lines on the serial interface are used.
 1 line is an input and can be used to start operation,
 2 lines are outputs and came are Busy and optimize outputs.
 - 2 lines are outputs and serve as Busy and status output
- Terminal communication via RS232.


Note: All three ways to control Flasher ARM operation are working only if Flasher ARM is in standalone mode. In J-Link / MSD mode they have no effect.

3.2 Handshake control

Flasher ARM can be remote controlled by automated testers without the need of a connection to PC and Flasher ARM's PC program. Therefore Flasher ARM is equipped with additional hardware control functions, which are connected to the SUBD9 male connector, normally used as RS232 interface to PC.

The following diagrams show the internal remote control circuitry of Flasher ARM:





Pin No.	Function	Description
1	START	A positive pulse of any voltage between 5 and 30V with dura- tion of min. 30 ms starts "Auto" function (Clear / Program / Verify) on falling edge of pulse. The behavior of the "Auto" function depends on the project settings, chosen in J-Flash at the Production tab.
4	BUSY	As soon as the "Auto" function is started, BUSY becomes active, which means that transistor is switched OFF.
5	GND	Common Signal ground.
7	ОК	This output reflects result of last action. It is valid after BUSY turned back to passive state. The output transistor is switched ON to reflect OK state.

Table 3.1: Flasher ARM LED status

3.3 ASCII command interface

3.3.1 Introduction

Once set up using J-Flash, Flasher ARM can be driven by any application or just a simple terminal using ASCII commands.

Every known command is acknowledged by Flasher and then executed. After command execution, Flasher sends an ASCII reply message. If an unknown command is received, Flasher responds with #NACK.

3.3.2 General command and reply message format

- Any ASCII command has to start with the start delimiter #.
- Any ASCII command has to end with simple carriage return (ASCII code 13)
- Commands can be sent upper or lower case.

3.3.3 Communication port settings

Flasher is driven via a RS232 serial port with the following interface settings:

- 8 data bits,
- no parity
- 1 stop bit

at 9600 baud.

3.3.4 Commands to Flasher

The following commands are supported by the current version of Flasher firmware:

#AUTO

The $\#_{\mbox{\scriptsize AUTO}}$ command behaves exactly as the start button or external remote control input.

Usually, the following command sequence will be performed when receiving the $\tt \#AUTO\ command:$

- Flasher starts erasing
- Flasher programs target CPU
- Flasher verifies target CPU

Depending on the settings chosen in the **Production** tab in J-Flash, this sequence can differ from the one shown above.

Finally, Flasher responds with

- #OK if no error occurred
- #ERRxxx if any error occurred during operation. xxx represents the error code, normally replied to Flasher PC program. The #ERRxxx message may be followed by an additional error text.

During execution of the $\#_{AUTO}$ command, Flasher automatically sends "status" messages via RS232 to reflect the state of execution. Typically during execution of $\#_{AUTO}$ command, Flasher will reply the following sequence of messages:

#ACK
#STATUS:INITIALIZING
#STATUS:CONNECTING
#STATUS:UNLOCKING
#STATUS:ERASING
#STATUS:PROGRAMMING
#STATUS:VERIFYING
#OK (Total 13.993s, Erase 0.483s, Prog 9.183s, Verify 2.514s)

#AUTO NOINFO

This command may be used instead of $\#_{AUTO}$, if no status messages from Flasher should be sent during execution. The NOINFO extension is also available for all other commands.

The command ends with #OK or #ERRXXX

#ERASE

This command can be sent to erase all selected target flash sectors.

Flasher will reply the following sequence of messages:

```
#ACK
#STATUS:INITIALIZING
#STATUS:CONNECTING
#STATUS:UNLOCKING
#STATUS:ERASING
#OK (Total 0.893s, Erase 0.483s)
```

#START

This command can be sent to release Flasher's target interface. All signals from Flasher to target will be set into high-Z mode, reset of target will be released. It may be used to start target application program.

Flasher will reply with the following sequence of messages:

```
#ACK
#STATUS:INITIALIZING
#STATUS:CONNECTING
#OK (Total 1.148s)
```

#STATUS

This command can be sent any time, even during other command execution. Flasher responds with its current state. All defined state messages are described under *Reply from Flasher ARM* on page 38.

#PROGRAM

This command can be used instead of #AUTO to program a target without erasing the target before programming and without performing a final verification.

#VERIFY

This command can used to verify the target Flash content against the data stored in Flasher.

#RESULT

This command can be sent any time, even during other command execution. Flasher responds with the last result of the previously executed command.

#CANCEL

This command can be sent to abort a running program. It may take a while until the current program is actually canceled.

Flasher will respond with:

#ERR007:CANCELED.

#BAUDRATE<Baudrate>

This command can be sent in order to change the baudrate of the UART used for the ASCII command interface communication. <Baudrate> is expected in decimal format.

If this command succeeds, Flasher responds with:

#ACK #OK

Otherwise it will respond with one of the following error messages:

```
#ERR255: Invalid parameters or
```

#ERR255: Baudrate is not supported

Note: After sending the #BAUDRATE command you will first have to wait until the Flasher responds with the #OK message. It is recommended wait 5ms before sending the next command with the new baudrate in order to give the Flasher the time to change the baudrate.

3.3.4.1 File I/O commands

The ASCII interface of Flasher ARM also supports file I/O operations via RS232. The following file I/O commands are supported:

#FOPEN <Filename>

The #FOPEN command is used to open a file on Flasher for further file I/O operations. <Filename> specifies the file on the Flasher which should be opened. If <Filename> can not be found on Flasher a new one will be created.

A typical sequence using the **#FOPEN** command does look like as follows:

```
#FOPEN flasher.dat
#ACK
#OK
```

Note: Currently only one file can be open at the same time. If #FOPEN is send and another file is already open, Flasher will respond with:

#ACK #ERR255:A file has already been opened

#FCLOSE

The $\#_{\text{FCLOSE}}$ command closes the file on Flasher which was opened via $\#_{\text{FOPEN}}$. After this command has been issued further file I/O operations except $\#_{\text{FDELETE}}$ are not allowed until the $\#_{\text{FOPEN}}$ command is send again.

A typical sequence when using the **#FCLOSE** command does look like as follows:

#FCLOSE #ACK #OK

Note: When using the #FCLOSE command a file has to be open (previously opened by #FOPEN). Otherwise Flasher will respond with the following if no file has been opened:

```
#ACK
#ERR255:No file opened
```

#FDELETE <Filename>

The $\# {\tt FDELETE}$ command is used to delete a file on Flasher where ${\tt <Filename>}$ specifies the name of the file.

A typical sequence when using the **#FDELETE** command does look like as follows:

#FDELETE flasher.dat
#ACK
#OK

Note: If deletion of the file fails for example if the file does not exist, Flasher will respond with the following sequence:

#ACK #ERR255:Failed to delete file

#FWRITE <Offset>,<NumBytes>:<Data>

The #FWRITE command is used to write to a file on Flasher. <Offset> specifies the offset in the file, at which data writing is started. <NumBytes> specifies the number of bytes which are send with this command and which are written into the file on Flasher. <NumBytes> is limited to 512 bytes at once. This means, if you want to write e.g. 1024 bytes, you have to send the #FWRITE command twice, using an appropriate offset when sending it the second time.

<Offset> and <NumBytes> are expected in hexadecimal format.

#FWRITE 0,200:<Data> #FWRITE 200,200:<Data>

The data is expected in hexadecimal format (two hexadecimal characters per byte). The following example illustrates the use of #FWRITE:

Data to be send: Hello ! ASCII values: 0x48, 0x65, 0x6C, 0x6C, 0x6F, 0x20, 0x21

#FWRITE 0,7:48656C6C6F2021

Note: In order to use the #FWRITE command a file has to be opened via the #FOPEN command, first. Otherwise Flasher will respond with the following sequence:

#ACK #ERR255:No file opened

#FREAD <Offset>,<NumBytes>

The #FREAD command is used to read data from a file on Flasher. <Offset> specifies the offset in the file, at which data reading is started. <NumBytes> specifies the number of bytes which should be read.

A typical sequence when using the #FREAD command does look like as follows:

#FREAD 0,4 #ACK #OK:04:466c6173

If the #FREAD command succeeds, Flasher will finally respond with a #OK:<Num-Bytes>:<Data> reply message. For more information about the Flasher reply messages, please refer to *Reply from Flasher ARM* on page 38.

Note: In order to use the #FREAD command. A file has to be opened before, via the #FOPEN command. Otherwise Flasher will respond with the following sequence:

#ACK #ERR255:No file opened

#FSIZE

The **#FSIZE** command is used to get the size of the currently opened file on Flasher.

A typical sequence when using the **#FSIZE** command does look like as follows:

#FSIZE
#ACK
#OK:10 // file on flasher which is currently open, has a size of 16 bytes

If the #FSIZE command succeeds, Flasher will respond with a #OK:<Size> reply message. For more information about the Flasher reply messages, please refer to *Reply from Flasher ARM* on page 38.

Note: In order to use the #FREAD command. A file has to be opened before, via the #FOPEN command. Otherwise Flasher will respond with the following sequence:

#ACK #ERR255:No file opened

3.3.5 Reply from Flasher ARM

The reply messages from Flasher follow the same data format as commands. Any reply message starts with ASCII start delimiter #, ends with simple carriage return (ASCII code 13) and is sent in uppercase. In contrast to commands, replies can be followed by a description message, which gives more detailed information about the reply. This description is sent in mixed case. The $\#_{OK}$ reply, for example, is such a reply. It is followed by a string containing information about the performance time needed for the operations:

#OK (Total 13.993s, Erase 0.483s, Prog 9.183s, Verify 2.514s)

The following reply messages from Flasher are defined:

#ACK

Flasher replies with $\#_{ACK}$ message on reception of any defined command before the command itself is executed.

#NACK

Flasher replies with #NACK, if an undefined command was received.

#OK

Flasher replies with #OK, if a command other then #STATUS or #RESULT was executed and ended with no error.

#OK:<NumBytes>:<Data>

Flasher replies with #OK:<Len>:<Data> if a #FREAD command was executed. <Num-Bytes> is the number of bytes which could be read. This value may differ from the number of requested bytes, for example if more bytes than available, were requested. <NumBytes> and <Data> are send in hexadecimal format (for <Data>: two hexadecimal characters per byte).

#OK:<Size>

Flasher replies if #OK:<Size> if a #FSIZE command has been executed. <Size> is the size (in bytes) of the currently opened file. <Size> is send in hexadecimal format.

#STATUS:

Flasher replies with its current state.

The following status messages are currently defined:

Message	Description
#STATUS:READY	Flasher is ready to receive a new command.
#STATUS:CONNECTING	Flasher initializes connection to tar- get CPU.
#STATUS:INITIALIZING	Flasher performs self check and internal init.
#STATUS:UNLOCKING	Unlocking flash sectors.

Table 3.2: List of status messages that are currently defined

Message	Description
#STATUS:ERASING	Flasher is erasing the flash of the target device.
#STATUS: PROGRAMMING	Flasher is programming the flash of the target device.
#STATUS:VERIFYING	Flasher verifies the programmed flash contents.

Table 3.2: List of status messages that are currently defined

#ERRxxx

If any command other than $\#_{\rm STATUS}$ or $\#_{\rm RESULT}$ was terminated with an error, Flasher cancels the command and replies with an error message instead of $\#_{\rm OK}$ message.

Some error codes may be followed by colon and an additional error text.

For example:

#ERR007:CANCELED.

The error code numbers are described in the following table:

Message	Description
#ERR007	Flasher received #CANCEL command and has canceled the current operation.
#ERR255	Undefined error occurred. This reply is followed by an error string.

Table 3.3: List of error code numbers which are currently defined

Chapter 4 Performance

The following chapter lists programming performance of common flash devices and microcontrollers.

4.1 Performance of MCUs with internal flash memory

The following table lists program and erase performance values for different controllers.

Microcontroller	Size [kByte]	Erase time [sec]	Program time [sec]	Verify time [sec]	Total time [sec]
Analog Devices	62	2.943	2.286	0.563	5.792
Atmel AT91SAM7S64	64		3.488	0.438	3.926
Atmel AT91SAM7S256	256		7.709	1.053	8.762
NXP LPC1768	512	3.740	8.559	5.092	17.391
NXP LPC2106	120	0.448	1.204	0.634	2.286
NXP LPC2129	248	0.449	2.916	1.347	4.712
NXP LPC2138	500	0.448	5.488	2.649	8.585
NXP LPC2148	500	0.448	5.632	2.721	8.801
NXP LPC2294	2048	0.808	15.976	9.669	26.453
NXP LPC2478	504	0.448	5.419	2.559	8.426
ST STM32F103ZE	512	0.028	18.763	3.939	22.730
ST STR711	272	0.429	5.476	4.742	10.647
ST STR912	544	1.167	12.907	5.236	19.310
TI TMS470R1B1M	1024	2.289	8.147	5.362	15.798

Table 4.1: List of performance values of MCUs with internal flash

Chapter 5

Hardware

This chapter gives an overview about Flasher ARM specific hardware details, such as the pinouts and available adapters.

5.1 JTAG Connector

Flasher ARM has a JTAG connector compatible with ARM's Multi-ICE. The JTAG connector is a 20 way Insulation Displacement Connector (IDC) keyed box header (2.54mm male) that mates with IDC sockets mounted on a ribbon cable.

5.1.1 Pinout

The following table lists the Flasher ARM JTAG pinout.

				_	
VTref	1	٠	٠	2	Vsupply
nTRST	3	٠	•	4	GND
TDI	5	٠	•	6	GND
TMS	7	٠	•	8	GND
тск	9	٠	•	10	GND
RTCK	11	٠	•	12	GND
TDO	13	٠	•	14	GND
RESET	15	٠	•	16	GND
DBGRQ	17	٠	•	18	GND
V5-Supply	19	٠	•	20	GND

PIN	SIGNAL	TYPE	Description	
1	VTref	Input	This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.	
2	Vsupply	NC	This pin is not connected in Flasher ARM. It is reserved for compatibility with other equipment. Connect to Vdd or leave open in target system.	
3	nTRST	Output	JTAG Reset. Output from Flasher ARM to the Reset signal of the target JTAG port. Typically connected to nTRST of the target CPU. This pin is normally pulled HIGH on the target to avoid unintentional resets when there is no connection.	
5	TDI	Output	JTAG data input of target CPU. It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TDI of target CPU.	
7	TMS	Output	JTAG mode set input of target CPU. This pin should be pulled up on the target. Typically connected to TMS of tar- get CPU.	
9	тск	Output	JTAG clock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of target CPU.	
11	RTCK	Input	Return test clock signal from the target. Some targets must synchronize the JTAG inputs to internal clocks. To assist in meeting this requirement, you can use a returned, and retimed, TCK to dynamically control the TCK rate. Flasher ARM supports adaptive clocking, which waits for TCK changes to be echoed correctly before making further changes. Connect to RTCK if available, otherwise to GND.	
13	TDO	Input	JTAG data output from target CPU. Typically connected to TDO of target CPU.	
15	RESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".	
17	DBGRQ	NC	This pin is not connected in Flasher ARM. It is reserved for compatibility with other equipment to be used as a debug request signal to the target system. Typically connected to DBGRQ if available, otherwise left open.	
19	5V-Tar- get sup- ply	Output	This nin is used to supply power to some eval boards. Typi-	

Table 5.1: Flasher ARM pinout

Pins 4, 6, 8, 10, 12, 14, 16, 18, 20 are GND pins connected to GND in Flasher ARM. They should also be connected to GND in the target system.

We strongly advise following the recommendations given by the chip manufacturer. These recommendations are normally in line with the recommendations given in the table *Pinout* on page 44. In case of doubt you should follow the recommendations given by the semiconductor manufacturer.

5.1.2.1 Pull-up/pull-down resistors

Unless otherwise specified by developer's manual, pull-ups/pull-downs are recommended to be between 2.2 kOhms and 47 kOhms.

5.1.3 Target power supply

Pin 19 of the connector can be used to supply power to the target hardware. Supply voltage is 5V, max. current is 300mA. The output current is monitored and protected against overload and short-circuit.

Power can be controlled via the J-Link commander. The following commands are available to control power:

Explanation		
Switch target power on		
Switch target power off		
Set target power supply default to "on"		
Set target power supply default to "off"		

Table 5.2: Command List

5.2 Using the JTAG connector with SWD

The J-Link and J-Trace JTAG is also compatible to ARM's Serial Wire Debug (SWD).

VTref	1 •	• 2	Vsupply
Not used	3 •	• 4	GND
Not used	5 •	• 6	GND
SWDIO	7•	• 8	GND
SWCLK	9 •	• 10	GND
Not used	11 •	• 12	GND
SWO	13 •	• 14	GND
RESET	15 •	• 16	GND
Not used	17 •	• 18	GND
V5-Supply	19 🔹	• 20	GND

5.2.1 Pin Out

The following table lists the J-Link / J-Trace SWD pinout.

PIN	SIGNAL	TYPE	Description		
1	VTref	Input	This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.		
2	Vsupply	NC	This pin is not connected in J-Link. It is reserved for com- patibility with other equipment. Connect to Vdd or leave open in target system.		
3	Not Used	NC	This pin is not used by J-Link. If the device may also be accessed via JTAG, this pin may be connected to nTRST, otherwise leave open.		
5	Not used	NC	This pin is not used by J-Link. If the device may also be accessed via JTAG, this pin may be connected to TDI, otherwise leave open.		
7	SWDIO	I/O	Single bi-directional data pin.		
9	SWCLK	Output	Clock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of target CPU.		
11	Not used	NC	This pin is not used by J-Link. This pin is not used by J-Link when operating in SWD mode. If the device may also be accessed via JTAG, this pin may be connected to RTCK, oth erwise leave open.		
13	SWO	Output	Serial Wire Output trace port. (Optional, not required for SWD communication.)		
15	RESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".		
17	Not used	NC	This pin is not connected in J-Link.		
19	5V-Tar- get sup- ply 5 3: 1-Link /	Output	versions. Typically left open on target hardware.		

Table 5.3: J-Link / J-Trace SWD pinout

Pins 4, 6, 8, 10, 12, 14, 16, 18, 20 are GND pins connected to GND in J-Link. They should also be connected to GND in the target system.

5.3 RESET, nTRST

The TAP controller and ICE logic is reset independently from the ARM core with nTRST (DBGnTRST on synthesizable cores). For the ARM core to operate correctly, it is essential that both signals are asserted after power-up.

The advantage of having separate connection to the two reset signals is that it allows the developer performing software debug to setup breakpoints, which are retained by the ICE logic even when the core is reset. (For example, at address 0, to allow the code to be single-stepped as soon as it comes out of reset). This can be particularly useful when first trying to bring up a board with a new ASIC.

You may tie (DBG)nTRST to the core reset, but this removes some of the flexibility and usefulness of the debug tools. What some designers who are facing similar pin constraints have done is to implement some kind of reset circuit within their device. This typically will assert both nTRST and the core reset for the initial power-on reset, but subsequent 'warm' resets, where the power to the device is maintained, will cause only the core reset to go LOW.

5.4 Adapters

5.4.1 J-Link JTAG Isolator

The J-Link JTAG Isolator can be connected between J-Link ARM and any ARMboard that uses the standard 20-pin JTAG-ARM connector to provide electrical isolation. This is essential when the development tools are not connected to the same ground as the application. For more information about the J-Link JTAG Isolator, please refer to *J-Link JTAG Isolator User Manual* (UM08010) which can be downloaded from our website.

VCC	1	∎ 2	vcc
nTRST	3 🔳	∎4	GND
TDI	5 🔳	6	GND
TMS	7∎	8	GND
тск	9∎	1 0	GND
RTCK	11	1 2	GND
TDO	13	1 4	GND
RESET	15	1 6	GND
N/C	17	1 8	GND
N/C	19	∎20	GND

5.4.2 Pinout

The following table shows the target-side pinout of the J-Link JTAG Isolator.

Pin	Signal	Туре	Description	
1	VCC	Output	The target side of the isolator draws power over this pin.	
2	VCC	Output	The target side of the isolator draws power over this pin.	
3	nTRST	Output	JTAG Reset. Output from Flasher ARM to the Reset signal of the target JTAG port. Typically connected to nTRST of the target CPU. This pin is normally pulled HIGH on the target to avoid unintentional resets when there is no con- nection.	
5	TDI	Output	JTAG data input of target CPU. It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TDI of target CPU.	
7	TMS	Output	JTAG mode set input of target CPU. This pin should be pulled up on the target. Typically connected to TMS of target CPU.	
9	тск	Output	JTAG clock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of target CPU.	
11	RTCK	Input	Return test clock signal from the target. Some targets must synchronize the JTAG inputs to internal clocks. To assist in meeting this requirement, you can use a returned, and retimed, TCK to dynamically control the TCK rate. Flasher ARM supports adaptive clocking, which waits for TCK changes to be echoed correctly before mak- ing further changes. Connect to RTCK if available, other- wise to GND.	
13	TDO	Input	JTAG data output from target CPU. Typically connected to TDO of target CPU.	
15	RESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".	
17	N/C	N/C	This pin is not connected on the target side of the isola- tor.	
19	N/C	N/C	This pin is not connected on the target side of the isola- tor.	
Table	E /1			


Table 5.4:

Pins 4, 6, 8, 10, 12, 14, 16, 18, 20 are GND pins connected to GND.

5.5 How to determine the hardware version

To determine the hardware version of your Flasher ARM, the first step should be to look at the label at the bottom side of the unit. Flasher ARMs have the hardware version printed on the back label.

If this is not the case with your Flasher ARM, you can use JLink.exe to determine your hardware version (if Flasher ARM is in J-Link mode). As part of the initial message, the hardware version is displayed. For more information about how to ensure that Flasher ARM is in J-Link mode, please refer to *J-Link mode* on page 15.



CHAPTER 5

Chapter 6 Background information

This chapter provides background information about flash programming in general. It also provides information about how to replace the firmware of Flasher ARM manually.

6.1 Flash programming

Flasher ARM comes with a DLL, which allows - amongst other functionalities - reading and writing RAM, CPU registers, starting and stopping the CPU, and setting breakpoints.

6.1.1 How does flash programming via Flasher ARM work ?

This requires extra code. This extra code typically downloads a program into the RAM of the target system, which is able to erase and program the flash. This program is called RAM code and "knows" how to program the flash; it contains an implementation of the flash programming algorithm for the particular flash. Different flash chips have different programming algorithms; the programming algorithm also depends on other things, such as endianess of the target system and organization of the flash memory (for example 1 * 8 bits, 1 * 16 bits, 2 * 16 bits or 32 bits). The RAM code requires data to be programmed into the flash memory. The data is supplied by downloading it to RAM.

6.1.2 Data download to RAM

The data (or part of it) is downloaded to another part of the RAM of the target system. The Instruction pointer (R15) of the CPU is then set to the start address of the Ram code, the CPU is started, executing the RAM code. The RAM code, which contains the programming algorithm for the flash chip, copies the data into the flash chip. The CPU is stopped after this. This process may have to be repeated until the entire data is programmed into the flash.

6.1.3 Available options for flash programming

In general, there are two possibilities in order to use Flasher ARM for flash programming:

- Using Flash ARM stand-alone to program the target flash memory (stand-alone mode)
- Using Flasher ARM in combination with J-Flash to program the target flash memory (Flasher ARM in "J-Link mode")

6.1.3.1 Using Flasher ARM in stand-alone mode

In order to use the Flasher ARM in stand-alone mode, it has to be configured first. For more information about how to setup Flasher ARM for using in "stand-alone mode", please refer to *Setting up Flasher ARM for stand-alone mode* on page 15.

6.1.3.2 J-Flash - Complete flash programming solution

J-Flash is a stand-alone Windows application, which can read / write data files and program the flash in almost any ARM system. Flasher ARM has a build-in license for J-Flash, so no extra license is required. For more information about J-Flash please refer to the *J-Flash User Guide*, which can be downloaded from our website *http://www.segger.com*.

Chapter 7 Support and FAQs

This chapter contains troubleshooting tips together with solutions for common problems which might occur when using Flasher ARM. There are several steps you can take before contacting support. Performing these steps can solve many problems and often eliminates the need for assistance. This chapter also contains a collection of frequently asked questions (FAQs) with answers.

7.1 Contacting support

Before contacting support, make sure you tried to solve your problem by trying your Flasher ARM with another PC and if possible with another target system to see if it works there. If the device functions correctly, the USB setup on the original machine or your target hardware is the source of the problem, not Flasher ARM.

If you need to contact support, send the following information to support@segger.com:

- A detailed description of the problem
- Flasher ARM serial number
- Information about your target hardware (processor, board, etc.).
- FLASHER.CFG, FLASHER.DAT, FLASHER.LOG, SERIAL.TXT file from Flasher ARM. To get these files, Flasher ARM has to be in MSD mode. For more information about how to boot Flasher ARM in MSD mode, please refer to *MSD mode* on page 19.

Flasher ARM is sold directly by SEGGER.

7.2 Frequently Asked Questions

Maximum JTAG speed

- Q: What is the maximum JTAG speed supported by Flasher ARM?
- A: Flasher ARM's maximum supported JTAG speed is 12MHz.

Maximum download speed

- Q: What is the maximum download speed?
- A: The maximum download speed is currently about 720 Kbytes/second when downloading into RAM. The actual speed depends on various factors, such as JTAG, clock speed, host CPU core etc.

CHAPTER 7

Chapter 8 Glossary

This chapter describes important terms used throughout this manual.

Adaptive clocking

A technique in which a clock signal is sent out by Flasher ARM. Flasher ARM waits for the returned clock before generating the next clock pulse. The technique allows the Flasher ARM interface unit to adapt to differing signal drive capabilities and differing cable lengths.

Big-endian

Memory organization where the least significant byte of a word is at a higher address than the most significant byte. See Little-endian.

Cache cleaning

The process of writing dirty data in a cache to main memory.

Coprocessor

An additional processor that is used for certain operations, for example, for floatingpoint math calculations, signal processing, or memory management.

Dirty data

When referring to a processor data cache, data that has been written to the cache but has not been written to main memory is referred to as dirty data. Only write-back caches can have dirty data because a write-through cache writes data to the cache and to main memory simultaneously. See also cache cleaning.

EmbeddedICE

The additional hardware provided by ARM7/9 processors to aid debugging.

Halfword

A 16-bit unit of information.

Host

A computer which provides data and other services to another computer. Especially, a computer providing debugging services to a target being debugged.

ICache

Instruction cache.

ID

Identifier.

IEEE 1149.1

The IEEE Standard which defines TAP. Commonly (but incorrectly) referred to as JTAG.

Image

An executable file that has been loaded onto a processor for execution.

Instruction Register

When referring to a TAP controller, a register that controls the operation of the TAP.

IR

See Instruction Register.

Joint Test Action Group (JTAG)

The name of the standards group which created the IEEE 1149.1 specification.

Little-endian

Memory organization where the least significant byte of a word is at a lower address than the most significant byte. See also Big-endian.

Memory coherency

A memory is coherent if the value read by a data read or instruction fetch is the value that was most recently written to that location. Obtaining memory coherency is difficult when there are multiple possible physical locations that are involved, such as a system that has main memory, a write buffer, and a cache.

Memory management unit (MMU)

Hardware that controls caches and access permissions to blocks of memory, and translates virtual to physical addresses.

Memory Protection Unit (MPU)

Hardware that controls access permissions to blocks of memory. Unlike an MMU, a MPU does not translate virtual addresses to physical addresses.

RESET

Abbreviation of System Reset. The electronic signal which causes the target system other than the TAP controller to be reset. This signal is also known as "nSRST" "nSYSRST", "nRST", or "nRESET" in some other manuals. See also nTRST.

nTRST

Abbreviation of TAP Reset. The electronic signal that causes the target system TAP controller to be reset. This signal is known as nICERST in some other manuals. See also nSRST.

Open collector

A signal that may be actively driven LOW by one or more drivers, and is otherwise passively pulled HIGH. Also known as a "wired AND" signal.

Processor Core

The part of a microprocessor that reads instructions from memory and executes them, including the instruction fetch unit, arithmetic and logic unit, and the register bank. It excludes optional coprocessors, caches, and the memory management unit.

Remapping

Changing the address of physical memory or devices after the application has started

executing. This is typically done to make RAM replace ROM once the initialization has been done.

RTCK

Returned TCK. The signal which enables Adaptive Clocking.

RTOS

Real Time Operating System.

TAP Controller

Logic on a device which allows access to some or all of that device for test purposes. The circuit functionality is defined in IEEE1149.1.

Target

The actual processor (real silicon or simulated) on which the application program is running.

тск

The electronic clock signal which times data on the TAP data lines TMS, TDI, and TDO.

TDI

The electronic signal input to a TAP controller from the data source (upstream). Usually, this is seen connecting the J-Link / J-Trace Interface Unit to the first TAP controller.

TDO

The electronic signal output from a TAP controller to the data sink (downstream). Usually, this is seen connecting the last TAP controller to the J-Link / J-Trace Interface Unit.

Test Access Port (TAP)

The port used to access a device's TAP Controller. Comprises TCK, TMS, TDI, TDO, and nTRST (optional).

Transistor-transistor logic (TTL)

A type of logic design in which two bipolar transistors drive the logic output to one or zero. LSI and VLSI logic often used TTL with HIGH logic level approaching +5V and LOW approaching 0V.

Word

A 32-bit unit of information. Contents are taken as being an unsigned integer unless otherwise stated.

Chapter 9

Literature and references

This chapter lists documents, which we think may be useful to gain a deeper understanding of technical details.

Reference	Title	Comments
[J-Link]	J-Link / J-Trace User Guide	This document describes J-Link and J-Trace. It is publicly available from SEGGER (<i>www.segger.com</i>).
[J-Flash]	J-Flash User Guide	This document describes J-Flash. It is publicly available from SEGGER (<i>www.segger.com</i>).

Table 9.1: Literature and References

Index

Α

Adaptive clocking58
B Big-endian58
C Cache cleaning
D Dirty data58
E

EmbeddedICE

EmbeddedICE	58
н	

Halfword	58
Host	58

Ι

ICache	58
ID	58
IEEE 1149.1	58
Image	
Instruction Register	
IR	58

J

J-Link	
Adapters	48
Features	
Specifications	
Supported chips	30, 47
Joint Test Action Group (JTAG)	58
JTAG	
PINs	44

L Little-endian58
M Memory coherency
N nTRST44, 59
O Open collector
P Processor Core
Remapping 59 RESET 59 RTCK 59 RTOS 59
S Support53, 57
T TAP Controller 59 Target 59 TCK 44, 59 TDI 44, 60 TDO 44, 60 Test Access Port (TAP) 60 Transistor-transistor logic (TTL) 60

W

Word	0
------	---