

256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

Alliance Memory

Features

- Fast access time from clock: 4.5/5.4/5.4 ns
- Fast clock rate: 200/166/143 MHz
- Fully synchronous operation
- Internal pipelined architecture
- 4M word x 16-bit x 4-bank
- Programmable Mode registers
 - CAS Latency: 2, or 3
 - Burst Length: 1, 2, 4, 8, or full page
 - Burst Type: interleaved or linear burst
 - Burst stop function
- Auto Refresh and Self Refresh
- Operating temperature range
 - - Commercial (0 ~ 70°C)
 - - Industrial (-40 ~ 85°C)
- 8192 refresh cycles/64ms
- CKE power down mode
- Single +3.3V power supply
- Interface: LVTTTL
- 54-pin 400 mil plastic TSOP II package
 - Pb free and Halogen free

Overview

The AS4C16M16S SDRAM is a high-speed CMOS synchronous DRAM containing 256 Mbits. It is internally configured as 4 Banks of 4M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command.

The AS4C16M16S provides for programmable Read or Write burst length of 1, 2, 4, 8, or full page, with a burst termination option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use.

By having a programmable mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for application requiring high memory bandwidth and particularly well suited to high performance PC applications.

Table 1. Key Specifications

AS4C16M16S		-5/6/7
tCK3	Clock Cycle time (min.)	5/6/7 ns
tAC3	Access time from CLK (max.)	4.5/5.4/5.4 ns
tRAS	Row Active time (min.)	40/42/49 ns
tRC	Row Cycle time (min.)	55/60/63 ns

Table 2. Ordering Information

Part Number	Frequency	Package
AS4C16M16S-5TCN	200 MHz	TSOP II
AS4C16M16S-6TCN	166 MHz	TSOP II
AS4C16M16S-6TIN	166 MHz	TSOP II
AS4C16M16S-7TCN	143 MHz	TSOP II
AS4C16M16S-7BCN	143 MHz	TFBGA
AS4C16M16S-6BIN	166 MHz	TFBGA


T : indicates TSOP II package


B : indicates TFBGA package

N : indicates Pb free and Halogen free

C: Commercial I: Industrial temperatures

Figure 1. Pin Assignment (Top View)



**256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)****Figure 2. Block Diagram**



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

Pin Descriptions

Table 3. Pin Details of AS4C16M16S

Symbol	Type	Description
CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. If CKE goes low synchronously with clock (set-up and hold time same as other inputs), the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes. CKE is synchronous except after the device enters Power Down and Self Refresh modes, where CKE becomes asynchronous until exiting the same mode. The input buffers, including CLK, are disabled during Power Down and Self Refresh modes, providing low standby power.
BA0,BA1	Input	Bank Activate: BA0, BA1 input select the bank for operation.
		BA1 BA0 Select Bank
		0 0 BANK #A
		0 1 BANK #B
		1 0 BANK #C
		1 1 BANK #D
A0-A12	Input	Address Inputs: A0-A12 are sampled during the BankActivate command (row address A0-A12) and Read/Write command (column address A0-A8 with A10 defining Auto Precharge) to select one location out of the 4M available in the respective bank. During a Precharge command, A10 is sampled to determine if all banks are to be precharged (A10 = HIGH). The address inputs also provide the op-code during a Mode Register Set command.
CS#	Input	Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when CS# is sampled HIGH. CS# provides for external bank selection on systems with multiple banks. It is considered part of the command code.
RAS#	Input	Row Address Strobe: The RAS# signal defines the operation commands in conjunction with the CAS# and WE# signals and is latched at the positive edges of CLK. When RAS# and CS# are asserted "LOW" and CAS# is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the WE# signal. When the WE# is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the WE# is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation.
CAS#	Input	Column Address Strobe: The CAS# signal defines the operation commands in conjunction with the RAS# and WE# signals and is latched at the positive edges of CLK. When RAS# is held "HIGH" and CS# is asserted "LOW," the column access is started by asserting CAS# "LOW." Then, the Read or Write command is selected by asserting WE# "LOW" or "HIGH."
WE#	Input	Write Enable: The WE# signal defines the operation commands in conjunction with the RAS# and CAS# signals and is latched at the positive edges of CLK. The WE# input is used to select the BankActivate or Precharge command and Read or Write command.



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

LDQM, UDQM	Input	Data Input/Output Mask: Controls output buffers in read mode and masks Input data in write mode.
DQ0-DQ15	Input / Output	Data I/O: The DQ0-15 input and output data are synchronized with the positive edges of CLK. The I/Os are maskable during Reads and Writes.
NC/RFU -		No Connect: These pins should be left unconnected.
V _{DDQ}	Supply	DQ Power: Provide isolated power to DQs for improved noise immunity. (3.3V \pm 0.3V)
V _{SSQ}	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity. (0 V)
V _{DD}	Supply	Power Supply: +3.3V \pm 0.3V
V _{SS}	Supply	Ground



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 4 shows the truth table for the operation commands.

Table 4. Truth Table (Note (1), (2))

Command State		CKE _{n-1}	CKE _n	DQM	BA0,1	A10	A0-9,12	CS#	RAS#	CAS#	WE#
BankActivate	Idle ⁽³⁾	H	X	X	V	Row	address	L	L	H	H
BankPrecharge	Any	H	X	X	V	L	X	L	L	H L	
PrechargeAll	Any	H	X	X	X	H	X	L	L	H L	
Write	Active ⁽³⁾	H	X	V	V	L	Column address (A0 ~ A8)	L	H	L	L
Write and AutoPrecharge	Active ⁽³⁾	H	X	V	V	H		L	H	L	L
Read	Active ⁽³⁾	H	X	V	V	L	Column address (A0 ~ A8)	L	H	L H	
Read and Autoprecharge	Active ⁽³⁾	H	X	V	V	H		L	H	L H	
Mode Register Set	Idle	H	X	X	OP code			L	L	L L	
No-Operation	Any	H	X	X	X	X	X	L	H	H H	
Burst Stop	Active ⁽⁴⁾	H	X	X	X	X	X	L	H	H	L
Device Deselect	Any	H	X	X	X	X	X	H	X	X X	
AutoRefresh	Idle	H	H	X	X	X	X	L	L	L	H
SelfRefresh Entry	Idle	H	L	X	X	X	X	L	L	L	H
SelfRefresh Exit	Idle (SelfRefresh)	L	H	X	X	X	X	H	X	X X	
Clock Suspend Mode Entry	Active	H	L	X	X	X	X	H	X	X X	
								L	V	V V	
Power Down Mode Entry	Any ⁽⁵⁾	H	L	X	X	X	X	H	X	X X	
								L	H	H H	
Clock Suspend Mode Exit	Active	L	H	X	X	X	X	X	X	X X	
Power Down Mode Exit	Any (PowerDown)	L	H	X	X	X	X	H	X	X X	
		L	H	X	X	X	X	L	H	H H	
Data Write/Output Enable	Active	H	X	L	X	X	X	X	X	X	X
Data Mask/Output Disable	Active	H	X	H	X	X	X	X	X	X	X

- Note:**
1. V=Valid, X=Don't Care L=Low level H=High level
 2. CKE_n signal is input level when commands are provided.
CKE_{n-1} signal is input level one clock cycle before the commands are provided.
 3. These are states of bank designated by BA signal.
 4. Device state is 1, 2, 4, 8, and full page burst operation.
 5. Power Down Mode cannot enter in the burst operation.
When this command is asserted in the burst cycle, device state is clock suspend mode.



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

Commands

1 BankActivate

(RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A12 = Row Address)

The BankActivate command activates the idle bank designated by the BA0, 1 signal. By latching the row address on A0 to A12 at the time of this command, the selected row access is initiated. The read or write operation in the same bank can occur after a time delay of t_{RC} (min.) from the time of bank activation. A subsequent BankActivate command to a different row in the same bank can only be issued after the previous active row has been precharged (refer to the following figure). The minimum time interval between successive BankActivate commands to the same bank is defined by t_{RC} (min.). The SDRAM has four internal banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore it restricts the back-to-back activation of the two banks. t_{RRD} (min.) specifies the minimum time required between activating different banks. After this command is used, the Write command and the Block Write command perform the no mask write operation.




Figure 3. BankActivate Command Cycle (Burst Length = n, CAS# Latency = 3)

2 BankPrecharge command

(RAS# = "L", CAS# = "H", WE# = "L", BAs = Bank, A10 = "L", A0-A9, A11 and A12 = Don't care)

The BankPrecharge command precharges the bank designated by BA signal. The precharged bank is switched from the active state to the idle state. This command can be asserted anytime after t_{RAS} (min.) is satisfied from the BankActivate command in the desired bank. The maximum time any bank can be active is specified by t_{RAS} (max.). Therefore, the precharge function must be performed in any active bank within t_{RAS} (max.). At the end of precharge, the precharged bank is still in the idle state and is ready to be activated again.

3 PrechargeAll command

(RAS# = "L", CAS# = "H", WE# = "L", BAs = Don't care, A10 = "H", A0-A9, A11 and A12 = Don't care)

The PrechargeAll command precharges all banks simultaneously and can be issued even if all banks are not in the active state. All banks are then switched to the idle state.

4 Read command

(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "L", A0-A8 = Column Address)

The Read command is used to read a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least t_{RC} (min.) before the Read command is issued. During read bursts, the valid data-out element from the starting column address will be available following the CAS# latency after the issue of the Read command. Each subsequent data-out element will be valid by the next positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the burst unless other command is initiated. The burst length, burst sequence, and CAS# latency are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)




Figure 4. Burst Read Operation (Burst Length = 4, CAS# Latency = 2, 3)

The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier (i.e. DQM latency is two clocks for output buffers). A read burst without the auto precharge function may be interrupted by a subsequent Read or Write command to the same bank or the other active bank before the end of the burst length. It may be interrupted by a BankPrecharge/PrechargeAll command to the same bank too. The interrupt coming from the Read command can occur on any clock cycle following a previous Read command (refer to the following figure).




Figure 5. Read Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)

The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a Write command. The DQMs must be asserted (HIGH) at least two clocks prior to the Write command to suppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with high-impedance on the DQ pins must occur between the last read data and the Write command (refer to the following three figures). If the data output of the burst read occurs at the second clock of the burst write, the DQMs must be asserted (HIGH) at least one clock prior to the Write command to avoid internal bus contention.



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)




Figure 6. Read to Write Interval (Burst Length ≥ 4 , CAS# Latency = 2)




Figure 7. Read to Write Interval (Burst Length ≥ 4 , CAS# Latency = 3)




Figure 8. Read to Write Interval (Burst Length ≥ 4 , CAS# Latency = 2)

A read burst without the auto precharge function may be interrupted by a BankPrecharge/PrechargeAll command to the same bank. The following figure shows the optimum time that BankPrecharge/PrechargeAll command is issued in different CAS# latency.



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)




Figure 9. Read to Precharge (CAS# Latency = 2, 3)

- 5 Read and AutoPrecharge command
(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "H", A0-A8 = Column Address)

The Read and AutoPrecharge command automatically performs the precharge operation after the read operation. Once this command is given any subsequent command cannot occur within a time delay of $\{t_{RP}(\text{min.}) + \text{burst length}\}$. At full-page burst, only the read operation is performed in this command and the auto precharge function is ignored.

- 6 Write command
(RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "L", A0-A8 = Column Address)

The Write command is used to write a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least $t_{RCD}(\text{min.})$ before the Write command is issued. During write bursts, the first valid data-in element will be registered coincident with the Write command. Subsequent data elements will be registered on each successive positive clock edge (refer to the following figure). The DQs remain with high-impedance at the end of the burst unless another command is initiated. The burst length and burst sequence are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).




Figure 10. Burst Write Operation (Burst Length = 4)

A write burst without the auto precharge function may be interrupted by a subsequent Write, BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming from Write command can occur on any clock following the previous Write command (refer to the following figure).



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)




Figure 11. Write Interrupted by a Write (Burst Length = 4)

The Read command that interrupts a write burst without auto precharge function should be issued one cycle after the clock edge in which the last data-in element is registered. In order to avoid data contention, input data must be removed from the DQs at least one clock cycle before the first read data appears on the outputs (refer to the following figure). Once the Read command is registered, the data inputs will be ignored and writes will not be executed.





Figure 12. Write Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3)

The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge function should be issued m cycles after the clock edge in which the last data-in element is registered, where m equals t_{WR}/t_{CK} rounded up to the next whole number. In addition, the DQM signals must be used to mask input data, starting with the clock edge following the last data-in element and ending with the clock edge on which the BankPrecharge/PrechargeAll command is entered (refer to the following figure).



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)



Note: The DQMs can remain low in this example if the length of the write burst is 1 or 2.

Figure 13. Write to Precharge

- 7 Write and AutoPrecharge command (RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "H", A0-A8 = Column Address)

The Write and AutoPrecharge command performs the precharge operation automatically after the write operation. Once this command is given, any subsequent command cannot occur within a time delay of $\{(burst\ length - 1) + t_{WR} + t_{RP}\}$. At full-page burst, only the write operation is performed in this command and the auto precharge function is ignored.




Figure 14. Burst Write with Auto-Precharge (Burst Length = 2)

- 8 Mode Register Set command (RSAS# = "L", CAS# = "L", WE# = "L", A0-A12 = Register Data)

The mode register stores the data for controlling the various operating modes of SDRAM. The Mode Register Set command programs the values of CAS# latency. Addressing Mode and Burst Length in the Mode register to make SDRAM useful for a variety of different applications. The default values of the Mode Register after power-up are undefined; therefore this command must be issued at the power-up sequence. The state of pins A0 ~ A12 in the same cycle is the data written to the mode register. Two clock cycles are required to complete the write in the mode register (refer to the following figure). The contents of the mode register can be changed using the same command and the clock cycle requirements during operation as long as all banks are in the idle state.

BA0,1	A12-A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
RFU*	RFU*	WBL	Test Mode	CAS# Latency				BT	Burst Length		

*Note: RFU (Reserved for future use) should stay "0" during MRS cycle.





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

- Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8, or full page.

Table 6. Burst Length Field

A2	A1 A0	Burst Length
0	0 0	1
0	0 1	2
0	1 0	4
0	1 1	8
1	0 0	Reserved
1	0 1	Reserved
1	1 0	Reserved
1	1 1	Full Page

Full Page Length: 512

- Burst Type Field (A3)

The Burst Type can be one of two modes, Interleave Mode or Sequential Mode.

Table 7. Burst Type Field

A3	Burst Type
0	Sequential
1	Interleave

- Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 8. Burst Definition

Burst Length	Start Address			Sequential	Interleave
	A2	A1	A0		
2	X	X	0	0, 1	0, 1
	X	X	1	1, 0	1, 0
4	X	0	0	0, 1, 2, 3	0, 1, 2, 3
	X	0	1	1, 2, 3, 0	1, 0, 3, 2
	X	1	0	2, 3, 0, 1	2, 3, 0, 1
	X	1	1	3, 0, 1, 2	3, 2, 1, 0
8	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
Full page	location = 0-511			n, n+1, n+2, n+3, ...511, 0, 1, 2, ... n-1, n, ...	Not Support



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

- CAS# Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS# Latency depends on the frequency of CLK. The minimum whole value satisfying the following formula must be programmed into this field.

$$t_{CAC}(\min) \leq \text{CAS\# Latency} \times t_{CK}$$

Table 9. CAS# Latency Field

A6	A5 A4		CAS# Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	X	X	Reserved

- Test Mode Field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 10. Test Mode Field

A8	A7	Test Mode
0	0	normal mode
0	1	Vendor Use Only
1	X	Vendor Use Only

Write Burst Length (A9)

This bit is used to select the write burst mode. When the A9 bit is "0", the Burst-Read-Burst-Write mode is selected. When the A9 bit is "1", the Burst-Read-Single-Write mode is selected.

Table 11. Write Burst Length

A9	Write Burst Mode
0	Burst-Read-Burst-Write
1	Burst-Read-Single-Write

Note: A10 and BA should stay "L" during mode set cycle.

9 No-Operation command

(RAS# = "H", CAS# = "H", WE# = "H")

The No-Operation command is used to perform a NOP to the SDRAM which is selected (CS# is Low). This prevents unwanted commands from being registered during idle or wait states.

10 Burst Stop command

(RAS# = "H", CAS# = "H", WE# = "L")

The Burst Stop command is used to terminate either fixed-length or full-page bursts. This command is only effective in a read/write burst without the auto precharge function. The terminated read burst ends after a delay equal to the CAS# latency (refer to the following figure). The termination of a write burst is shown in the following figure.



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)




Figure 16. Termination of a Burst Read Operation (Burst Length > 4, CAS# Latency = 2, 3)




Figure 17. Termination of a Burst Write Operation (Burst Length = X)

11 Device Deselect command (CS# = "H")

The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE# and Address inputs are ignored, regardless of whether the CLK is enabled. This command is similar to the No Operation command.

12 AutoRefresh command

(RAS# = "L", CAS# = "L", WE# = "H", CKE = "H", A11 = "Don't care", A0-A12 = Don't care)

The AutoRefresh command is used during normal operation of the SDRAM and is analogous to CAS#-before-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "don't care" during an AutoRefresh command. The internal refresh counter increments automatically on every auto refresh cycle to all of the rows. The refresh operation must be performed 4096 times within 64ms. The time required to complete the auto refresh operation is specified by $t_{RC}(\text{min.})$. To provide the AutoRefresh command, all banks need to be in the idle state and the device must not be in power down mode (CKE is high in the previous cycle). This command must be followed by NOPs until the auto refresh operation is completed. The precharge time requirement, $t_{RP}(\text{min.})$, must be met before successive auto refresh operations are performed.

13 SelfRefresh Entry command

(RAS# = "L", CAS# = "L", WE# = "H", CKE = "L", A0-A12 = Don't care)

The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode for data retention and low power operation. Once the SelfRefresh command is registered, all the inputs to the SDRAM become "don't care" with the exception of CKE, which must remain LOW. The refresh addressing and timing is internally generated to reduce power consumption. The SDRAM may remain in SelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by restarting the external clock and then asserting HIGH on CKE (SelfRefresh Exit command).



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

14 SelfRefresh Exit command

This command is used to exit from the SelfRefresh mode. Once this command is registered, NOP or Device Deselect commands must be issued for $t_{XSR}(\text{min.})$ because time is required for the completion of any bank currently being internally refreshed. If auto refresh cycles in bursts are performed during normal operation, a burst of 4096 auto refresh cycles should be completed just prior to entering and just after exiting the SelfRefresh mode.

15 Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")

When the SDRAM is operating the burst cycle, the internal CLK is suspended (masked) from the subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact while CLK is suspended. On the other hand, when all banks are in the idle state, this command performs entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are turned off in the PowerDown mode. The device may not remain in the Clock Suspend or PowerDown state longer than the refresh period (64ms) since the command does not perform any refresh operations.

16 Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE = "H")

When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from the subsequent cycle by providing this command (asserting CKE "HIGH", the command should be NOP or deselect). When the device is in the PowerDown mode, the device exits this mode and all disabled buffers are turned on to the active state. $t_{PDE}(\text{min.})$ is required when the device exits from the PowerDown mode. Any subsequent commands can be issued after one clock cycle from the end of this command.

17 Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H")

During a write cycle, the DQM signal functions as a Data Mask and can control every word of the input data. During a read cycle, the DQM functions as the controller of output buffers. DQM is also used for device selection, byte selection and bus control in a memory system.

256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

Table 12. Absolute Maximum Rating

Symbol	Item		Rating	Unit	Note
V _{IN} , V _{OUT}	Input, Output Voltage		- 0.5 ~ 4.6	V	1
V _{DD} , V _{DDQ}	Power Supply Voltage		-0.5 ~ 4.6	V	1
T _A	Ambient Temperature	Commercial	0 ~ +70	°C	1
		Industrial	-40 ~ +85	°C	
T _{STG}	Storage Temperature		- 65 ~ 150	°C	1
T _{SOLDER}	Soldering Temperature (10 second)		260	°C	1
P _D	Power Dissipation		1	W	1
I _{OUT}	Short Circuit Output Current		50	mA	1

Table 13. Recommended D.C. Operating Conditions (T_A = -40~85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Note
V _{DD}	Power Supply Voltage	3.0	3.3	3.6	V	2
V _{DDQ}	Power Supply Voltage(for I/O Buffer)	3.0	3.3	3.6	V	2
V _{IH}	LVTTL Input High Voltage	2.0	3.0	V _{DDQ} + 0.3	V	2
V _{IL}	LVTTL Input Low Voltage	- 0.3	0	0.8	V	2
I _{IL}	Input Leakage Current (0V ≤ V _{IN} ≤ V _{DD} , All other pins not under test = 0V)	- 10	—	10	μA	
I _{OL}	Output Leakage Current Output disable, 0V ≤ V _{OUT} ≤ V _{DDQ})	- 10	—	10	μA	
V _{OH}	LVTTL Output "H" Level Voltage (I _{OUT} = -2mA)	2.4	—	—	V	
V _{OL}	LVTTL Output "L" Level Voltage (I _{OUT} = 2mA)	—	—	0.4 V		

Table 14. Capacitance (V_{DD} = 3.3V, f = 1MHz, T_A = 25°C)

Symbol	Parameter	Min.	Max.	Unit
C _I	Input Capacitance	2.5	5 pF	
C _{I/O}	Input/Output Capacitance	4	6.5 pF	

Note: These parameters are periodically sampled and are not 100% tested.


256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)
Table 15. D.C. Characteristics ($V_{DD} = 3.3V \pm 0.3V$, $T_A = -40 \sim 85^\circ C$)

Description/Test condition	Symbol	-5	-6	-7	Unit	Note
		Max.				
Operating Current $t_{RC} \geq t_{RC(min)}$, Outputs Open One bank active	I_{DD1}	110	100	100	mA	3
Precharge Standby Current in non-power down mode $t_{CK} = 15ns$, $CS\# \geq V_{IH(min)}$, $CKE \geq V_{IH}$ Input signals are changed every 2clks	I_{DD2N}	45	40	40		
Precharge Standby Current in non-power down mode $t_{CK} = \infty$, $CLK \leq V_{IL(max)}$, $CKE \geq V_{IH}$	I_{DD2NS}	30	30	30		
Precharge Standby Current in power down mode $t_{CK} = 15ns$, $CKE \leq V_{IL(max)}$	I_{DD2P}	5	5	5		
Precharge Standby Current in power down mode $t_{CK} = \infty$, $CKE \leq V_{IL(max)}$	I_{DD2PS}	5	5	5		
Active Standby Current in non-power down mode $t_{CK} = 15ns$, $CKE \geq V_{IH(min)}$, $CS\# \geq V_{IH(min)}$ Input signals are changed every 2clks	I_{DD3N}	65	65	65		
Active Standby Current in non-power down mode $CKE \geq V_{IH(min)}$, $CLK \leq V_{IL(max)}$, $t_{CK} = \infty$	I_{DD3NS}	45	45	45		
Operating Current (Burst mode) $t_{CK} = t_{CK(min)}$, Outputs Open, Multi-bank interleave	I_{DD4}	150	150	150		3, 4
Refresh Current $t_{RC} \geq t_{RC(min)}$	I_{DD5}	200	200	200		3
Self Refresh Current $CKE \leq 0.2V$; for other inputs $V_{IH} \geq VDD - 0.2V$, $V_{IL} \leq 0.2V$	I_{DD6}	6	6	6		


256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)
Table 16. Electrical Characteristics and Recommended A.C. Operating Conditions
(V_{DD} = 3.3V±0.3V, T_A = -40~85°C) (Note: 5, 6, 7, 8)

Symbol	A.C. Parameter		-5		-6		-7		Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.		
t _{RC}	Row cycle time (same bank)		55	-	60	-	63	-	ns	
t _{RFC}	Refresh cycle time		55	-	60	-	63	-		
t _{RCD}	RAS# to CAS# delay (same bank)		15	-	18	-	21	-		
t _{RP}	Precharge to refresh/row activate command (same bank)		15	-	18	-	21	-		
t _{RRD}	Row activate to row activate delay (different banks)		10	-	12	-	14	-		
t _{MRS}	Mode register set cycle time		10	-	12	-	14	-		
t _{TRAS}	Row activate to precharge time (same bank)		40	120K	42	120K	49	120K		
t _{WR}	Write recovery time		10	-	12	-	14	-		
t _{CK}	Clock cycle time	CL* = 2	10	-	12	-	12	-		9
		CL* = 3	5	-	6	-	7	-		
t _{CH}	Clock high time		2	-	2.5	-	2.5	-		10
t _{CL}	Clock low time		2	-	2.5	-	2.5	-		10
t _{AC}	Access time from CLK (positive edge)	CL* = 2	-	-	-	-	-	6.5		10
		CL* = 3	-	4.5	-	5.4	-	5.4		
t _{OH}	Data output hold time		2	-	2	-	2	-		9
t _{LZ}	Data output low impedance		0	-	0	-	0	-		
t _{HZ}	Data output high impedance		-	4.5	-	5.4	-	5.4		8
t _{IS}	Data/Address/Control Input set-up time		1.5	-	1.5	-	1.5	-		10
t _{IH}	Data/Address/Control Input hold time		1	-	1	-	1	-		10
t _{PDE}	Power Down Exit set-up time		t _{IS} +t _{CK}	-	t _{IS} +t _{CK}	-	t _{IS} +t _{CK}	-		
t _{REFI}	Average Refresh interval time		-	7.8	-	7.8	-	7.8	μs	
t _{XSR}	Exit Self-Refresh to Read Command		t _{RC} +t _{IS}	-	t _{RC} +t _{IS}	-	t _{RC} +t _{IS}	-	ns	

* CL is CAS Latency.

Note:

1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS}. VIH (Max) = 4.6V for pulse width ≤ 3ns. VIL (Min) = -1.5V for pulse width ≤ 3ns.
3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of t_{CK} and t_{RC}. Input signals are changed one time during every 2 t_{CK}.
4. These parameters depend on the output loading. Specified values are obtained with the output open.
5. Power-up sequence is described in Note 11.
6. A.C. Test Conditions



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

Table 17. LVTTTL Interface

Reference Level of Output Signals	1.4V / 1.4V
Output Load	Reference to the Under Output Load (B)
Input Signal Levels	2.4V / 0.4V
Transition Time (Rise and Fall) of Input Signals	1ns
Reference Level of Input Signals	1.4V




Figure 18.1 LVTTTL D.C. Test Load (A)




Figure 18.2 LVTTTL A.C. Test Load (B)

7. Transition times are measured between V_{IH} and V_{IL} . Transition (rise and fall) of input signals are in a fixed slope (1 ns).
8. t_{HZ} defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
9. If clock rising time is longer than 1 ns, $(t_R / 2 - 0.5)$ ns should be added to the parameter.
10. Assumed input rise and fall time t_T (t_R & t_F) = 1 ns
If t_R or t_F is longer than 1 ns, transient time compensation should be considered, i.e., $[(t_R + t_F)/2 - 1]$ ns should be added to the parameter.

11. Power up Sequence

Power up must be performed in the following sequence.


- 1) Power must be applied to V_{DD} and V_{DDQ} (simultaneously) when CKE= "L", DQM= "H" and all input signals are held "NOP" state.
- 2) Start clock and maintain stable condition for minimum 200μs, then bring CKE= "H" and, it is recommended that DQM is held "HIGH" (V_{DD} levels) to ensure DQ output is in high impedance.
- 3) All banks must be precharged.
- 4) Mode Register Set command must be asserted to initialize the Mode register.
- 5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.
* The Auto Refresh command can be issue before or after Mode Register Set command



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

Timing Waveforms


Figure 19. AC Parameters for Write Timing (Burst Length=4)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 20. AC Parameters for Read Timing (Burst Length=2, CAS# Latency=2)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 21. Auto Refresh (Burst Length=4, CAS# Latency=2)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

Figure 22. Power on Sequence and Auto Refresh




Note⁽¹⁾: The Auto Refresh command can be issue before or after Mode Register Set command



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

Figure 23. Self Refresh Entry & Exit Cycle



Note: To Enter SelfRefresh Mode

1. CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
3. The device remains in SelfRefresh mode as long as CKE stays "low".
4. Once the device enters SelfRefresh mode, minimum t_{RAS} is required before exit from SelfRefresh.


To Exit SelfRefresh Mode

5. System clock restart and be stable before returning CKE high.
6. Enable CKE and CKE should be set high for valid setup time and hold time.
7. CS# starts from high.
8. Minimum t_{XSR} is required after CKE going high to complete SelfRefresh exit.
9. 4096 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the system uses burst refresh.



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 24.1. Clock Suspension During Burst Read (Using CKE)
(Burst Length=4, CAS# Latency=2)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 24.2. Clock Suspension During Burst Read (Using CKE)
(Burst Length=4, CAS# Latency=3)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


**Figure 25. Clock Suspension During Burst Write (Using CKE)
(Burst Length=4)**





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 26. Power Down Mode and Clock Suspension (Burst Length=4, CAS# Latency=2)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 27.1. Random Column Read (Page within same Bank)
(Burst Length=4, CAS# Latency=2)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 27.2. Random Column Read (Page within same Bank)
(Burst Length=4, CAS# Latency=3)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


**Figure 28. Random Column Write (Page within same Bank)
(Burst Length=4)**





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 29.1. Random Row Read (Interleaving Banks)
(Burst Length=8, CAS# Latency=2)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 29.2. Random Row Read (Interleaving Banks)
(Burst Length=8, CAS# Latency=3)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


**Figure 30. Random Row Write (Interleaving Banks)
(Burst Length=8)**





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 31.1. Read and Write Cycle (Burst Length=4, CAS# Latency=2)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 31.2. Read and Write Cycle (Burst Length=4, CAS# Latency=3)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 32.1. Interleaving Column Read Cycle (Burst Length=4, CAS# Latency=2)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 32.2. Interleaved Column Read Cycle (Burst Length=4, CAS# Latency=3)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 33. Interleaved Column Write Cycle (Burst Length=4)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 34.1. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=2)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 34.2. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=3)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 35. Auto Precharge after Write Burst (Burst Length = 4)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 36.1. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=2)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 36.2. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=3)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 37. Full Page Write Cycle (Burst Length=Full Page)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 38. Byte Write Operation (Burst Length=4, CAS# Latency=2)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)


Figure 39. Random Row Read (Interleaving Banks) (Burst Length=4, CAS# Latency=2)





256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

Figure 40. Full Page Random Column Read (Burst Length=Full Page, CAS# Latency=2)



The diagram shows the timing of various signals over 23 clock cycles (T0 to T22). The signals are:

- CLK**: Clock signal.
- CKE**: Clock Enable signal.
- CS#**: Chip Select signal.
- RAS#**: Row Address Strobe signal.
- CAS#**: Column Address Strobe signal.
- WE#**: Write Enable signal.
- BA0,1**: Bank Address signal.
- A10**: Address signal.
- A0-A9, A11-A12**: Address signal.
- DQM**: Data Mask signal.
- DQ**: Data signal.

The diagram illustrates the sequence of operations:

- Activate Command Bank A (T0-T1)
- Activate Command Bank B (T2-T3)
- Write Command Bank A (T4-T5)
- Write Command Bank B (T6-T7)
- Write Command Bank A (T8-T9)
- Write Command Bank B (T10-T11)
- Write Command Bank A (T12-T13)
- Write Command Bank B (T14-T15)
- Precharge Command Bank B (Precharge Termination) (T16-T17)
- Activate Command Bank B (T18-T19)

The DQ signal shows data being written to and read from memory banks. The timing parameters t_{RP} , t_{RCD} , t_{WTR} , and t_{RTP} are indicated.

The diagram shows the timing of various signals over 23 clock cycles (T0 to T22). The signals are:

- CLK**: Clock signal.
- CKE**: Clock Enable signal, held High.
- CS#**: Chip Select signal, active low.
- RAS#**: Row Address Strobe signal, active low.
- CAS#**: Column Address Strobe signal, active low.
- WE#**: Write Enable signal, active low.
- BA0,1**: Bank Address signals.
- A10**: Address signal.
- A0-A9, A11-A12**: Address signals.
- DQM**: Data Mask signal, active low.
- DQ**: Data signal.

The diagram illustrates a sequence of commands and data bursts:


- Activate Command Bank B**: Occurs at T0.
- Write Command Bank A**: Occurs at T2.
- Precharge Command Bank A**: Occurs at T4.
- Activate Command Bank A**: Occurs at T8.
- Read Command Bank A**: Occurs at T12.
- Precharge Command Bank A**: Occurs at T16.
- Activate Command Bank A**: Occurs at T18.

The diagram also shows data bursts for Bank A and Bank B, with annotations for t_{WR} , t_{RP} , and t_{RP} . A legend indicates that shaded areas represent "Don't Care" states.



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

Figure 43. 54 Pin TSOP II Package Outline Drawing Information



Symbol	Dimension in inch			Dimension in mm		
	Min	Nom	Max	Min	Nom	Max
A	---	---	0.047	---	---	1.2
A1	0.002	---	0.008	0.05	---	0.2
A2	0.035	0.039	0.043	0.9	1.0	1.1
B	0.010	0.014	0.018	0.25	0.35	0.45
C	0.004	0.006	0.008	0.12	0.165	0.21
D	0.87	0.875	0.88	22.09	22.22	22.35
E	0.395	0.400	0.405	10.03	10.16	10.29
e	---	0.031	---	---	0.8	---
HE	0.455	0.463	0.471	11.56	11.76	11.96
L	0.016	---	0.024	0.4	0.5	0.6
L1	---	0.032	---	---	0.84	---
S	---	0.028	---	---	0.71	---
y	---	---	0.004	---	---	0.1
θ	0°	---	8°	0°	---	8°

Notes:


1. Dimension D&E do not include interlead flash.
2. Dimension B does not include dambar protrusion/intrusion.
3. Dimension S includes end flash.
4. Controlling dimension: mm



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

Ball Assignment (Top View)

	1	2	3	...	7	8	9
A	VSS	DQ15	VSSQ		VDDQ	DQ0	VDD
B	DQ14	DQ13	VDDQ		VSSQ	DQ2	DQ1
C	DQ12	DQ11	VSSQ		VDDQ	DQ4	DQ3
D	DQ10	DQ9	VDDQ		VSSQ	DQ6	DQ5
E	DQ8	NC	VSS		VDD	LDQM	DQ7
F	UDQM	CLK	CKE		CAS#	RAS#	WE#
G	A12	A11	A9		BA0	BA1	CS#
H	A8	A7	A6		A0	A1	A10
J	VSS	A5	A4		A3	A2	VDD

**256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)****Figure 44. 54 Ball TFBGA Package Outline Drawing Information**



256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

Symbol	Dimension in inch			Dimension in mm		
	Min	Nom	Max	Min	Nom	Max
A	--	--	0.047	--	--	1.20
A1	0.012	0.014	0.016	0.30	0.35	0.40
A2	0.024	0.026	0.028	0.61	0.66	0.71
c	0.007	0.008	0.010	0.17	0.21	0.25
D	0.311	0.315	0.319	7.90	8.00	8.10
E	0.311	0.315	0.319	7.90	8.00	8.10
D1	--	0.252	--	--	6.40	--
E1	--	0.252	--	--	6.40	--
e	--	0.031	--	--	0.80	--
b	0.016	0.018	0.020	0.40	0.45	0.50
F	--	0.126	--	--	3.20	--

256Mb / 16M x 16 bit Synchronous DRAM (SDRAM)

ORDERING INFORMATION

Alliance	Organization	VCC Range	Package	Operating Temp	Speed MHz
AS4C16M16S-5TCN	16M x 16	3.3V+/-0.3V	54 TSOP II	Commercial	200
AS4C16M16S-6TCN	16M x 16	3.3V+/-0.3V	54 TSOP II	Commercial	166
AS4C16M16S-6TIN	16M x 16	3.3V+/-0.3V	54 TSOP II	Industrial	166
AS4C16M16S-7TCN	16M x 16	3.3V+/-0.3V	54 TSOP II	Commercial	143
AS4C16M16S-7BCN	16M x 16	3.3V+/-0.3V	54 TFBGA	Commercial	143
AS4C16M16S-6BIN	16M x 16	3.3V+/-0.3V	54 TFBGA	Industrial	166

PART NUMBERING SYSTEM

AS4C	16M16S	-7	Package	C	N
SDRAM prefix	S= SDRAM 256Mb (16Mx16)	Speed	T = 54 pin TSOP II B = 54ball TFBGA	Temperature Range C = Commercial (0 - 70°C) I = Industrial (-45 - 85°C)	N = Lead Free RoHS compliant part